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Zusammenfassung
Analoge Speicher aus geschalteten Kapazitaten sind fur eine Vielzahl von Anwendungen
geeignet, sofern keine fortlaufende Digitalisierung der analogen Signale notwendig ist. In
Datennahmesystemen, die auf einem analogen Speicher basieren, werden die Eingangssig-
nale mit hoher Rate abgetastet und fur begrenzte Zeit zwischengespeichert. Die analogen
Abtastwerte werden dann mit einer geringeren Rate ausgelesen und mit einem langsamen
ADC digitalisiert, bevor neue Signale aufgenommen werden. Die Vorteile eines analo-
gen Speichers sind ein geringerer Leistungsverbrauch, geringere Kosten, eine groe Dichte
und ein hoherer dynamischer Bereich bei hohen Abtastraten. Ein analoger Speicher fuhrt
die Abtastung und Zwischenspeicherung von Werten mit hoheren Raten und grosserer
Genauigkeit durch, als dies durch eine direkte digitale Umwandlung bewerkstelligt wer-
den konnte.
Diese Dissertation untersucht detailliert die wichtigen Komponenten zweier analoger
Speicher. Die Forschungsarbeit hat zum Entwurf von zwei analogen Speichern gefuhrt,
die Analogsignale mit einer Abtastrate von einigen hundert MHz aufnehmen konnen.
Dies wird durch eine Speicherarchitektur bewerkstelligt, in der die Sockelwerte der Spe-
icherzellen und die Abtastzeiten unabhangig vom Signalpegel sind. Die Ansteuerung der
Schreibadresse fur diese Speicher wurde durch Inverter-Verzogerungsketten realisiert, die
eine hohe Gute bezuglich der Abtastrate und der Zeitgenauigkeit gewahrleisten.
Auf Grundlage der in dieser Arbeit entwickelten Konzepte wurden zwei analoge Spe-
icher entworfen und in der AMS 0.8 m CMOS Technologie mit Poly-zu-Poly Kapazitaten
integriert. Ausgedehnte Messungen dieser Prototypen bei einer Abtastrate von 500 MHz
werden dargestellt. Nachdem ein einfaches Multiplikations - und Additionskorrekturver-
fahren durchgefuhrt wurde, entspricht der dynamische Bereich, die Linearitat, der Oset
und die Verstarkung einer Genauigkeit von 8 Bit.

Abstract
Switched capacitor analog memories are well suited to a number of applications where a
continuous digitisation of analog signals is not needed. In data acquisition systems based
on the use of an analog memory, the input waveforms are sampled and stored at a high
rate for a limited period of time, and the analog samples are then retrieved at a lower
rate and digitised with a slow ADC before new waveforms are acquired. The advantages
of using an analog memory are lower overall power dissipation and cost, high density, and
potentially superior dynamic range at high sampling rates. The analog memory shows the
fact that the sampling and storage of samples in analog memory cells can be accomplished
at a higher rate and with a greater precision than direct digital conversion.
This dissertation examines the important components of two analog memories in de-
tail. The research has led to the design of two analog memories that can acquire analog
waveforms at sampling rates of several hundred MHz. This is accomplished by a memory
architecture in which the memory cell pedestals and sampling times are independent of
the signal level. The write address control for these memories has been realised with
inverter delay chains that provide high performance with respect to sampling rate and
timing accuracy.
Based upon the concepts developed in this work, two analog memories were designed
and integrated in a AMS 0.8 m CMOS technology with poly-to-poly capacitors. Ex-
tensive measurements of these prototypes at a sampling rate of 500 MHz are presented
and demonstrate a dynamic range, linearity, oset, and gain accuracy corresponding to a
precision of 8 bits after a simple multiplication and addition correction procedure.
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Chapter 1
Introduction
1.1 Motivation
In many modern data acquisition systems the analog waveforms need only to be captured
as snap shots and continuous digitisation is not necessary. Such applications include pulse
echo phenomena (radar, ultrasonics), pulse shape recording (high energy physics experi-
ments), and laboratory instrumentation (oscilloscopes, transient digitisers). In these ap-
plications an input waveform can be sampled at a high sampling frequency for a limited
period of time, and the samples are stored in an analog memory. The analog samples are
then retrieved at a lower rate and digitised with a slow analog-to-digital (ADC) converter
before a new waveform is acquired. Advantages of using an analog memory include low
overall power dissipation and cost, high density, and potentially superior dynamic range
at high sampling rates.
A block diagram of a typical waveform acquisition system is shown in Figure 1.1. The
electrical signal generated in the detector or sensor is amplied and shaped. The analog
waveform is then sampled at high speed rate by using a fast write clock and stored in
the analog memory. The stored information is read out at slow rate and is converted
into digital form. Because the readout speed and latency are not crucial, a commercial
ADC can be used to convert data from analog into digital form. In addition, many signal
channels can be multiplexed onto one ADC. The use of an analog memory eases the
speed required of the ADC considerably and therefore signicantly reduces the cost and
the power dissipation.
Specic application for the memories proposed in this work appears for the cam-
era electronics of the Cherenkov telescopes [1] in the H igh Energy S tereoscopic System
(HESS) project [2]. Cameras for these telescopes and their readout systems were devel-
oped at Max-Planck-Institut fur Kernphysik in Heidelberg. A large part of the trigger
electronics, analog signal storage, and monitoring electronics are integrated in the camera
electronics of the Cherenkov telescope. Fast photomultipliers (PMTs) are used to convert
the Cherenkov light from the sky into electrical signals. The proposed analog memories
are an alternative for the camera electronics of the Cherenkov telescopes where continuous
data acquisition is not required.
1
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Figure 1.1: Signal acquisition in an analog memory.
A number of concepts and circuits considered in this thesis have been taken from
[26] and adapted for the Cherenkov application. This is the case of the analog memory
architecture, of the readout operational amplier and of the control circuits. Changes in
the design from [26] can be found in the high speed addressing circuit and read control
circuit.
In this thesis the basic characteristics of integrated transistor switches and capacitors
are reviewed and two circuits for waveform sampling at rate of 500 MHz are introduced.
Each circuit consists of four channels with 128 cells in each channel for acquiring analog
waveforms. The architectures of these circuits are investigated in detail with respect
to their theoretical dc and ac performances. Both switched capacitor analog memories
for capturing fast signals from Cherenkov telescopes have been integrated in the Austria
Microsystems (AMS) 0.8 m complementary metal oxide semiconductor (CMOS) process
with poly-to-poly capacitors. The chips have been tested at ASIC laboratory in Heidelberg
and the experimental results are presented in this thesis.
1.2 Outline
The implementation of analog memory cells using switched capacitor circuits is described
in Chapter 2. Several analog memory architectures that have been implemented are
examined briey. The chapter then describes the MOS transistor explored with respect
to its use as a voltage switch. The error voltages are evaluated for several memory cell
congurations wherein the switch is inserted in the signal or signal return paths. The
limiting factors governing the matching of the signal responses among individual memory
cells are identied.
Chapter 3 introduces an analog memory core architecture. The operation of this
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memory and its expected performance are discussed. Performance parameters such signal
range, small signal acquisition bandwidth, and acquisition time are presented. The mem-
ory circuit's transfer function is derived, illustrating the eect of component mismatch
within a memory channel on the memory response.
The folded cascode amplier architecture is described in Chapter 4. The amplier is
examined and its gain, bandwidth, and noise are investigated. The simulation results are
compared to the calculated parameters.
The control circuits which provide the write and read addresses for analog memory
core are described in Chapter 5. A write control circuit comprising delay chains with
feedback control circuits is proposed. Depending of the chip version, the read control
circuit is implemented with shift registers or decoders.
Calibration and correction procedures that can be used for high precision data acqui-
sition are reviewed in Chapter 6.
The simulation and experimental results of two circuits are presented in Chapter 7.
These circuits were integrated in a AMS 0.8 m CMOS technology with poly-to-poly
capacitors. The test setups used for the characterisation of the memories are explained
and experimental results are presented. A dynamic range of 8 bits has been achieved for
sampling rate of 500 MHz.
Chapter 8 summarises the contributions of this research and identies areas of future
study.
4 Chapter 1: Introduction
Chapter 2
Switched Capacitor Analog Memory
Cell
2.1 Overview
In this chapter the operation of the MOS transistor is investigated with emphasis on its
use in sample and hold conguration. The chapter starts with a short description of some
architectures that have been realised in switched capacitor technologies. In the follow-
ing section the analog memory concept is explained. In Section 2.5 and Section 2.6 are
expressed the error voltages for MOS transistors and CMOS transmission gates as a func-
tion of the circuit parameters. Implementation of poly-to-poly capacitors for the storage
of the sampled signal is reviewed in Section 2.7. For many analog memory applications
the uniformity of the memory cell transfer characteristic in a channel is more important
than the absolute channel oset and gain. The parameters limiting this uniformity are
discussed in Section 2.8.
2.2 Analog Memory Architectures
Strong cost and performance incentives especially encourage the use of analog switched
capacitor memories in high energy physics experiments [3]. Fast analog waveform cap-
ture for thousands of channels must be provided with a minimum of power dissipation.
The design challenge is to produce an uniform and linear response in large number of
memory cells at a level of performance comparable to the accuracy inherent in the tech-
nology. Principal performance issues are cell-to-cell oset and gain variations within a
memory channel, which are governed by the circuit architecture and its sensitivity to the
matching properties of its constituent transistors and capacitors [4]{[6]. In high preci-
sion applications, the lowest achievable cell non-uniformities may not be acceptable and
must therefore eliminated by correcting the data. In large systems, it is essential that the
number of correction constants and the computational eort to be minimised.
Early analog memory circuits based on a sample and hold topology contain a sampling
switch, a storage capacitor, and a readout buer in each memory cell [7]{[10]. In order to
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meet the need for lower power and higher density, architectures based on switched capac-
itor circuits were introduced [11]{[17]. In these circuits, each channel comprises a bank of
capacitors that are switched to a single operational amplier for readout. Architectures in
which the sampling transistors are placed in the signal path [7]{[13] exhibit signal depen-
dent charge injection in each cell. Cell pedestals are then a function of the input signal
and may require individual oset, gain, and linearity corrections. In addition, a serious
disadvantage of these implementations in high speed applications is the dependence of
the sampling transistor turn o time on the signal level [8].
In circuits based on traditional charge redistribution switched capacitor techniques
[17], sampling switch charge injection can be made independent of the signal level, but
the cell gain is a linear function of the size of the storage capacitor. Cell-to-cell gain
matching of better than 0.5 % across an entire channel is therefore dicult to achieve,
and both oset and gain corrections are commonly needed for each cell.
An analog memory architecture published in [26] was used in this thesis and described
in Chapter 3. It will be shown that for this architecture the memory cell pedestal voltages
are independent of the input signal voltage.
2.3 Analog Memory Concept
The concept of an analog memory circuit comprising M signal channels with N cells
in each channel is shown in Figure 2.1. Each cell of the memory C
j;i
is located on the
column address i (1  i  N) and the row address j (1  j  M). An analog input
signal V
inj
(t) is applied to all N memory cells in the channel j. The write control signals
w < 1 > through w < N > as well as the read control signals r < 1 > through r < N >
are common to all channels. The analog waveforms are stored in the analog memory by
sequentially addressing the memory cells within a channel via the write control signals
w < 1 > through w < N >. After the write phase is nished, the readout phase is
initiated by applying sequentially the read addresses r < 1 > through r < N >. The
analog output V
outj
(t) can be digitised by an on or o-chip ADC converter which provides
the digital information V
outj
.
The maximum number of the analog values which can be stored in the array repre-
sented in Figure 2.1 is the number of rows M times the number of columns N . Usually
in analog memory applications [8, 9] the number of channels is large compared with the
number of cells in one channel (M  N). In such applications, the minimum time be-
tween the acquisition of two consecutive input waveforms must be long enough to permit
a sequential read out of the data.
This thesis focuses on analog waveform sampling applications in which the number of
cells in a channel is large compared to the number of channels on one chip (N M).
For both types of applications where (M  N) and (N  M) the time between
the readout of two adjacent memory cells can be much larger than the time between the
acquisition two consecutive input samples. This facilities the use of a low speed high
resolution ADC converter. Generally, a single converter is sucient for digitisation of the
analog waveforms from many memory cells.
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Figure 2.1: Simplied representation of an analog memory.
2.4 CMOS Technology
The AMS 0.8 m CMOS process is a twin-well technology on p-substrate with double
metal and double poly [40]. In a twin-well technology, there are created individual wells
for NMOS and PMOS transistors and the substrate may be either n-type or p-type. The
structure of an n-channel and p-channel MOS transistor using a n-well technology is shown
in Figure 2.2. The n-channel device is formed with two heavily doped n
+
regions diused
into a lighter doped p-substrate. The two n
+
regions are called d (drain) and s (source),
and are separated by a distance, L (referred to as the device length). At the surface
between the drain and source lies a gate electrode g that is separated from the silicon by
a thin dielectric material (silicon dioxide). The b terminal is the bulk, or substrate, which
contains the drain and source diusions. Similarly, the p-channel transistor is formed by
two heavily doped p
+
regions within a lightly doped n for n-well processes. It, too, has
a gate on the surface between the drain and source separated from the silicon by a thin
dielectrical material (silicon dioxide). For a n-well process, the p-substrate connection
is common throughout the integrated circuit and is connected to the lowest potential.
Multiple n-wells can be fabricated on a single circuit, and they can be connected to
dierent potentials in various ways depending upon the application. Essentially both
NMOS and PMOS transistors have four terminals as identied in Figure 2.2 by g (gate),
d (drain), s (source) and b (bulk).
An interesting observation can be made from the layout of the MOS transistor in
Figure 2.2. The MOS devices are totally geometrically symmetric with respect to drain
and source and so must also be electrically symmetric. The designation of drain and
source is thus arbitrary. In many applications a convention has evolved for convenience
and consistency in device modelling in regard to drain and source designation.
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Figure 2.2: Physical structure of an NMOS and PMOS transistor in a n-well CMOS
technology.
2.5 NMOS Transistor Switch
2.5.1 NMOS Switch Resistance
In an analog memory cell the MOS transistor can be used as a voltage switch. Two sample
and hold congurations were proposed in Figure 2.3 using an NMOS transistor as switch
and a storage capacitor C
S
.
An expression of the on channel resistance can be found as follows. In the on state of
the switch, the voltage across the switch should be small, and the gate-to-source voltage
V
GS
should be large. Therefore, the NMOS transistor is assumed to be in the ohmic region
[18]{[21] (V
DS
< V
GS
  V
T
) and the current through the device is given by
I
DS
= 
n
C
ox
W
L

V
GS
  V
T
 
V
DS
2

V
DS
; (2.1)
where V
DS
is the drain-to-source voltage, 
n
is the electron mobility in the channel, W
and L are the width and length of the channel, V
T
is the threshold voltage and C
ox
is the
oxide capacitance per unit area. The on resistance of the channel can be approximated
by
R
DS
=
1
@I
DS
@V
DS

1

n
C
ox
W
L
(V
GS
  V
T
)
: (2.2)
The on resistance is inversely proportional to the W over L ratio and is nonlinear since
it depends on the gate-to-source voltage.
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Figure 2.3: NMOS switch placed in (a) signal and (b) signal return path.
2.5.2 Error Voltage
As long as the the NMOS switches are conducting, the voltage across the storage capacitor
in Figure 2.3 is given by
V
s
= V
in
  V
C
; (2.3)
where V
in
is the input voltage and V
C
is the reference voltage. The NMOS transistor
turns o when the gate-to-source voltage is less than the threshold voltage. The voltage
across the capacitor after turn o of the sampling switch is
V
s
= V
in
  V
C
  V
p
; (2.4)
where V
p
is the pedestal voltage due to charge injection and clock feedthrough eect [22]{
[25]. In Appendix B these eects are explained in detail and the expression of the pedestal
voltage for an NMOS switch placed in signal return path is derived. The magnitude of
the pedestal voltage diers for the two cell arrangements represented in Figure 2.3.
In the conguration shown in Figure 2.3(a) the pedestal voltage can be derived in
similar way than in Appendix B and written as follows
V
p
=
C
ox
WL
2C
S
(V
H
  V
in
  V
T
) +
C
ov
C
ov
+ C
S
+ C
p
(V
in
  V
L
+ V
T
): (2.5)
C
p
is the parasitic capacitance to ground, C
ov
is the gate overlap capacitance,  is a
coecient (0 <  < 1), V
L
and V
H
are the low and high levels of the transistor gate
voltage. The pedestal voltage can be split into a gain error and an oset,
V
p
= "V
in
+ V
of
: (2.6)
The gain error in the circuit is
" =
C
ov
C
ov
+ C
S
+ C
p
 
C
ox
WL
2C
S
; (2.7)
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Figure 2.4: Pedestal voltage as a function of input voltage for NMOS switch.
while the oset voltage is
V
of
=
C
ox
WL
2C
S
(V
H
  V
T
) 
C
ov
C
ov
+ C
S
+ C
p
(V
L
  V
T
): (2.8)
Following (2.5) through (2.8) for the circuit conguration shown in Figure 2.3(a), the
error voltage V
p
during turn o depends on the input signal level.
The circuit shown in Figure 2.3(b) can be analysed in the same manner as the circuit
in Figure 2.3(a), with the result that the pedestal voltage (see Appendix B) is for this
conguration
V
p
=  
C
ox
WL
2C
S
(V
H
  V
C
  V
T
) 
C
ov
C
ov
+ C
S
+ C
p
(V
C
  V
L
+ V
T
): (2.9)
The gain error and oset voltage can be written as
" = 0 (2.10)
V
of
=  
C
ox
WL
2C
S
(V
H
  V
C
  V
T
) 
C
ov
C
ov
+ C
S
+ C
p
(V
C
  V
L
+ V
T
): (2.11)
It is evident from (2.9) through (2.11) that the error voltage is independent on the input
signal voltage.
The results of SPICE [43]{[46] simulations for the two circuits in Figure 2.3 when they
are implemented in the AMS 0.8 m CMOS technology are illustrated in Figure 2.4. The
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Figure 2.5: Timing errors when the sampling switch is placed in signal path.
absolute values of the simulated pedestal voltages are plotted as a function of the input
voltage. The W=L ratio of the NMOS transistor was set to 25 m/0.8 m and the size
of the sampling capacitance was 500 fF. The gate voltage was a ramp which fell from
the high value 5 V toward the low value 0 V in 300 ps. The pedestal voltage varies by
40 mV across an input voltage range of 2 V when the switch is inserted in signal path
(Figure 2.3(a)) or is constant (Figure 2.3(b)).
2.5.3 Distortion and Timing Errors
In the preceding subsection the responses of two sample and hold cells to dc input signals
were evaluated. This subsection proposes an analysis of distortion and timing errors for
ac input signals.
For the conguration shown in Figure 2.3(a) an ac input pulse with an amplitude of
A
in
and rise and fall times of t
inr
was considered. The process is illustrated in Figure 2.5.
The gate control voltage of the NMOS transistor fell from the high value V
H
to the low
value V
L
with the fall time of t
f
. At the ideal sampling time t
s
the switch is supposed
turned o at high level V
H
of the gate control voltage. In reality, the switch turns o
when the gate control voltage reaches (V
in
+ V
T
) and the actual sampling time t
0
s
is given
by
t
0
s
= t
s
+
t
f
V
H
  V
L
(V
H
  V
in
  V
T
): (2.12)
For the rising input signal when
V
in
=
A
in
t
inr
t (2.13)
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Figure 2.6: Timing errors when the sampling switch is placed in signal return path.
the output signal after changing the time scale can be written as follows
V
out
=
A
in
t
inr

t +
t
f
V
H
  V
L
(V
H
  V
in
  V
T
)

: (2.14)
Inserting (2.13) into (2.14), the dependence dV
out
=dt on dV
in
=dt can be expressed as
dV
out
dt
=

1 
A
in
t
inr
t
f
V
H
  V
L

dV
in
dt
: (2.15)
The ratio A
in
=t
inr
is positive for a rising input signal and negative for a falling input
signal. The resulting signal slope dV
out
=dt is smaller for rising input signals and larger
for falling signals, as indicated with dashed lines in Figure 2.5. The sample and hold
conguration wherein the switch is inserted in the signal path introduces timing errors
and signal distortion.
For sinusoidal input signals, V
in
= A
in
sin(2ft), the output waveform V
out
is given by
V
out
= A
in
sin

2f

t+
t
f
V
H
  V
L
(V
H
  V
T
) 
A
in
t
f
V
H
  V
L
sin(2ft)

: (2.16)
The output result is an analog waveform which is harmonic distortioned in comparison
with the input signal.
For the circuit of Figure 2.3(b), where the sampling switch is placed in the signal
return path, the actual sampling time is given by
t
0
s
= t
s
+
t
f
V
H
  V
L
(V
H
  V
C
  V
T
); (2.17)
as illustrated in Figure 2.6. In the same manner can be determined
dV
out
dt
=
dV
in
dt
(2.18)
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and for sinusoidal input signals, V
in
= A
in
sin(2ft),
V
out
= A
in
sin

2f

t+
t
f
V
H
  V
L
(V
H
  V
C
  V
T
)

: (2.19)
Thus, there is a constant time delay for pulse inputs and a constant phase shift for input
sine waves. As a conclusion, the circuit in Figure 2.3(b) exhibits superior performance in
respect to amplitude and timing errors.
2.6 CMOS Transmission Gate Switch
The CMOS transmission gate simply consists of a complementary pair of MOS transistors
connected in parallel. In comparison with MOS transistors, the CMOS transmission
gates require the generation of complementary control signals, which could be dicult to
implement in high speed sampling circuits. In the following subsection the error voltage
terms for the complementary switch are described.
2.6.1 CMOS Switch Resistance
In Figure 2.7 is represented a basic sample and hold conguration of a CMOS transmission
gate switch placed in signal path. The on resistances of the NMOS and PMOS transistors
are
R
DSn
=
1
@I
DSn
@V
DSn

1

n
C
ox
W
n
L
n
(V
GSn
  V
Tn
)
(2.20)
R
DSp
=
1
@I
DSp
@V
DSp

1

p
C
ox
W
p
L
p
( V
GSp
+ V
Tp
)
(2.21)
where 
p
is the hole mobility. The conductance of the complementary CMOS switch is
simply the sum of the individual NMOS and PMOS conductances
1
R
DS
=
1
R
DSn
+
1
R
DSp
: (2.22)
With V
GSn
= V
Gn
  V
in
, V
GSp
= V
Gp
  V
in
, and V
Tn
=  V
Tp
= V
T
, this equation can be
rewritten as
1
R
DS

 

p
W
p
L
p
  
n
W
n
L
n
!
C
ox
V
in
+
+
n
C
ox
W
n
L
n
(V
Gn
  V
T
) + 
p
C
ox
W
p
L
p
( V
Gp
  V
T
): (2.23)
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Figure 2.7: Schematic of the CMOS switch placed in signal path.
The conductance of the transmission gate depends on the input signal level as expressed
in (2.23). However, the rst term in this equation can be eliminated by choosing the
width over length ratios of the transistors according to their mobility ratio
W
n
L
n
=
 

p

n
!
W
p
L
p
: (2.24)
In practice, a fraction of the input level dependence will remain since the ratio of the
mobilities can not be accurately controlled in the fabrication process.
2.6.2 Error Voltage
It is assumed that both transistors NMOS and PMOS turn o simultaneously and there-
fore the error voltages can be summed. For the circuit conguration in Figure 2.7 the
voltage V
s
across the storage capacitor becomes
V
s
= V
in
  V
C
  V
p
(2.25)
with
V
p
= V
pn
+ V
pp
(2.26)
where V
pn
and V
pp
are pedestal voltages for NMOS and PMOS transistors due to charge
injection and clock feedthrough eect. The error voltage V
pn
can be written as in (2.5)
V
pn
=
C
ox
W
n
L
n
2C
S
(V
H
  V
in
  V
T
) +
C
ov
C
ov
+ C
S
+ C
p
(V
in
  V
L
+ V
T
) (2.27)
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and the error voltage V
pp
can be derived in a similar fashion to that for the NMOS
transistor with the following result:
V
pp
=  
C
ox
W
p
L
p
2C
S
(V
in
  V
L
  V
T
) 
C
ov
C
ov
+ C
S
+ C
p
(V
H
  V
in
+ V
T
): (2.28)
The total pedestal error voltage V
p
is
V
p
=
"
2C
ov
C
ov
+ C
S
+ C
p
 
C
ox
2C
S
(W
n
L
n
+W
p
L
p
)
#
V
in
+
+
C
ox
2C
S
[W
n
L
n
(V
H
+ V
L
) + (W
p
L
p
 W
n
L
n
)V
T
] 
C
ov
C
ov
+ C
S
+ C
p
(V
H
+ V
L
): (2.29)
The total pedestal voltage can be split into the gain error " and oset voltage V
of
,
V
p
= "V
in
+ V
of
: (2.30)
Minimum error voltage in (2.29) is achieved for equivalent areas of both transistors
W
n
L
n
= W
p
L
p
: (2.31)
Under this condition the pedestal voltage becomes
V
p
=
 
2C
ov
C
ov
+ C
S
+ C
p
 
C
ox
W
n
L
n
C
S
!
V
in
+
+
C
ox
W
n
L
n
2C
S
(V
H
+ V
L
) 
C
ov
C
ov
+ C
S
+ C
p
(V
H
+ V
L
) (2.32)
and the gain error and oset voltage are
" =
2C
ov
C
ov
+ C
S
+ C
p
 
C
ox
W
n
L
n
C
S
(2.33)
V
of
=
C
ox
W
n
L
n
2C
S
(V
H
+ V
L
) 
C
ov
C
ov
+ C
S
+ C
p
(V
H
+ V
L
): (2.34)
The pedestal voltages introduced in the circuit shown in Figure 2.8 can be written for
NMOS transistor as in (2.9)
V
pn
=  
C
ox
W
n
L
n
2C
S
(V
H
  V
C
  V
T
) 
C
ov
C
ov
+ C
S
+ C
p
(V
C
  V
L
+ V
T
) (2.35)
and for PMOS transistor as
V
pp
=
C
ox
W
p
L
p
2C
S
(V
C
  V
L
  V
T
) +
C
ov
C
ov
+ C
S
+ C
p
(V
H
  V
C
+ V
T
): (2.36)
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Figure 2.8: Schematic of the CMOS switch placed in signal return path.
The total pedestal voltage V
p
is the sum of the individual contributions as in (2.26)
V
p
=
C
ox
2C
S
[W
p
L
p
(V
C
  V
L
) W
n
L
n
(V
H
  V
C
) + (W
n
L
n
 W
p
L
p
)V
T
] +
+
C
ov
C
ov
+ C
S
+ C
p
(V
H
+ V
L
  2V
C
) (2.37)
and is independent of the input signal level. Under the condition that W
n
L
n
=W
p
L
p
for
the circuit simplies to
V
p
=
C
ox
W
n
L
n
2C
S
(2V
C
  V
L
  V
H
) +
C
ov
C
ov
+ C
S
+ C
p
(V
H
+ V
L
  2V
C
): (2.38)
Thus the gain error and oset voltage become
" = 0 (2.39)
V
of
=
C
ox
W
n
L
n
2C
S
(2V
C
  V
L
  V
H
) +
C
ov
C
ov
+ C
S
+ C
p
(V
H
+ V
L
  2V
C
): (2.40)
As is the case for a single transistor switch, the circuit conguration with the switch
in the signal path has a pedestal voltage that is dependent on the input signal voltage
(2.32), whereas V
p
is constant when the switch is inserted in the signal return path (2.38).
In this subsection it was assumed that the two complementary switches turn o simul-
taneously and part of the injected channel charge thus cancels. In practice, this is hard
to accomplish, and the error voltages may be larger than suggested by (2.32) and (2.38).
An important remark is that the gain error of the CMOS transmission gate is larger than
the gain error of the MOS transistor when the switches are placed in signal path.
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Figure 2.9: Pedestal voltage as a function of input voltage for CMOS switch.
The optimum performance for a CMOS transmission gate can be achieved using (2.24)
and (2.31) to determine the geometry of the transistors. These relations give
L
n
= L
p
s

n

p
(2.41)
and
W
p
=W
n
s

n

p
: (2.42)
For AMS 0.8 m CMOS technology the mobilities are listed in Table A.1 of Appendix A
and therefore (2.41) and (2.42) can be rewritten as
L
n
 1:665L
p
(2.43)
and
W
p
 1:665W
n
: (2.44)
The two circuits in Figure 2.7 and Figure 2.8 have been implemented in AMS 0.8 m
CMOS technology and simulated with SPICE. The values of the pedestal voltages are
plotted as a function of the input voltage and the results are shown in Figure 2.9. The
storage capacitor was 500 fF. W
n
and L
p
were set to 25 m and 0.8 m, respectively. L
n
andW
p
were calculated from (2.43) and (2.44) with the values 1.33 m and 41.6 m. The
gate voltages were two ramps of 300 ps each one. For an input voltage range of 2 V, the
pedestal voltage varies by 140 mV when the switch is inserted in signal path (Figure 2.7),
or is constant for the alternative conguration (Figure 2.8).
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Figure 2.10: Physical structure of poly-to-poly capacitor.
2.7 Capacitors
The quality of capacitors determines the performance of an analog memory. Impor-
tant issues are the matching of nominally identical capacitors and the absolute sizes and
matching of associated parasitic capacitances. There are basically three types of capac-
itors suitable for analog circuit design available in CMOS processes: poly-over-diusion
capacitors, metal-to-metal capacitors and poly-to-poly capacitors. The rst type of ca-
pacitor is formed using a polysilicon layer on top of crystalline silicon separated by a
dielectric (silicon dioxide layer). In order to achieve a low voltage coecient capacitor,
the bottom plate must be heavily doped diusion, which generally requires an extra im-
plantation step in the fabrication process. The second type of capacitor is that formed
by two metal layers separated by a dielectric. The advantages of this capacitor are its
low voltage dependence and a good temperature characteristic. Finally, the third type of
capacitor consists of two polysilicon layers separated by silicon dioxide, as illustrated in
Figure 2.10. It can be seen that a double polysilicon process is needed to implement this
capacitor since both the upper and lower plates are formed with polysilicon. The dielec-
tric is formed by a thin silicon dioxide layer which can only be produced by using several
steps beyond the usual single polysilicon process. The advantages of this capacitor are
nearly voltage independent parasitic capacitance, good matching (up to 1 %) and a good
temperature characteristic. A typical value for the capacitance in AMS 0.8 m CMOS
technology with poly-to-poly capacitors is 1.77 fF/m
2
, while the associated bottom plate
parasitic capacitance is 0.066 fF/m
2
[40].
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2.8 Matching Properties of Memory Cell
In analog memory applications the uniformity of the memory cell response in one channel
is more important than the absolute channel gain and oset. The uniformity is aected by
two principal sources of error: inaccuracies in the fabrication process [4]{[6] and control
signal feedthrough.
The analog memory cells are designed with the geometry identically but the imper-
fections in the fabrication process determine a mismatching degree from cell to cell. In
addition, there are variations in the area of the storage capacitor plates and the thickness
of the dielectric. The characterisation of mismatch in MOS transistors is more complex
than that in the case of capacitors. The matching of transistor characteristics on a chip is
determined by the matching of threshold voltages, mobilities, oxide and gate overlap ca-
pacitances, and the widths and lengths of the transistor gates. The main contribution to
cell response variations within a memory channel is the mismatch in the charge injection
during turn o of the switch.
Assuming that the variations in width W and length L of two mismatched transistors
in a channel are equal W = L = P then
(WL) = (W + P )(L+ P ) WL  (W + L)P; (2.45)
where (WL) is the variation in area. For the circuit conguration in Figure 2.3(b) the
pedestal voltage due to the charge injection from (2.9) is
V
p1
=  
C
ox
WL
2C
S
(V
H
  V
C
  V
T
): (2.46)
The variation in pedestal voltage V
p1
can be written as
V
p1
=  
C
ox
(WL)
2C
S
(V
H
  V
C
  V
T
): (2.47)
Inserting (2.45) in (2.47) yields
V
p1
  
C
ox
(W + L)P
2C
S
(V
H
  V
C
  V
T
): (2.48)
The variation in error voltage due to the nonuniform charge injection V
p1
is thus propor-
tional to the channel width and length of the sampling transistor.
The time constant  with which the voltage across C
S
follows a change in the input
voltage depends on the on resistance R
DS
of the sampling switch and the size of the
capacitor,
 = R
DS
C
S
: (2.49)
If it is assumed that W  L, (2.2) and (2.48) are inserted into (2.49), the time constant
 can be approximated as
   
LP
2
n
V
p1
: (2.50)
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Thus, switches with smaller W=L ratio yield smaller pedestal mismatches but limit the
signal bandwidth of the sampling cell.
In some analog memory applications CMOS transmission gates are used as switches
because their absolute pedestal voltages reduced, as discussed in Section 2.6. However, the
use of CMOS switches does not improve the matching of the sampling cell performance,
since the pedestal error voltages V
p1
of the PMOS and NMOS transistors are independent
and the resulting pedestal error is therefore not cancelled. If the mismatch of the PMOS
and NMOS transistors is uncorrelated, the total error voltage is then given by the square
root of the sum of the squares of the individual error voltages.
Another potential source of charge injection mismatch is the variation in sampling
capacitance. If C
S
is the variation in the sampling capacitance, the voltage error V
p1
from charge injection onto mismatched capacitors can be written as
V
p1
  
C
ox
WL
2C
S
 
C
S
C
S
!
(V
H
  V
C
  V
T
): (2.51)
Typically, this error is small compared to the error from the mismatch of the sampling
switches and can therefore be neglected.
The second principal source of error is the feedthrough of control signals via the
substrate and parasitic inter-layer capacitances. In analog memories, the input waveform
is sampled sequentially onto a bank of memory cells. The capacitive coupling from control
signal lines to individual memory cell nodes may not be uniform across the chip and
therefore the layout of the circuit must be carefully designed to minimise coupling through
parasitic inter-layer capacitances and through the substrate. In addition, perturbations
in the power supply, ground, signal, buses can be the cause of memory cell performance
mismatch, since the signal is captured at dierent times in the memory cells of the channel.
2.9 Summary
The MOS transistors make one of the best switch realisations available in integrated
circuit form. They require small area, dissipate very little power, and provide zero oset,
low on resistance and high o resistance. Together with storage capacitors, the NMOS
transistors create basic sample and hold circuits necessary for acquiring analog waveforms.
A voltage switch can be realised by a single NMOS or PMOS transistor, or with a CMOS
transmission gate. One of the most serious limitations of the MOS switches is that error
voltages are introduced due to the charge injection and clock feedthrough eect. The
CMOS transmission gate shows a lower absolute error voltage when compared to a single
MOS transistor. The clock circuitry for CMOS switches is more complex because of the
requirement for a complementary clock which may be dicult to implement in high speed
analog circuits. In addition, it is more important to have an uniformity of the individual
memory cell responses in one channel than the absolute error voltage. Therefore the use
of a MOS transistor as voltage switch in place of a CMOS transmission gate is suitable
to assure an uniformity in the channel.
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In a sample and hold circuit the voltage switch can be inserted in signal path or in
signal return path. The error voltage is independent of the input signal level when the
switch is placed in signal return path and can therefore be cancelled by a simple subtrac-
tion procedure. Furthermore, the sample and hold conguration wherein the switch is
placed in signal return path introduces a constant time delay for ac input signals.
The analysis of sample and hold congurations presented in this chapter provides basic
ideas for the design of analog memory circuits, as proposed in the following chapter.
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Chapter 3
Analog Memory Circuit
3.1 Overview
In this chapter an analog memory circuit for use in high speed data acquisition systems
has been introduced. A circuit implementation of the architecture and its theoretical
performance are investigated in detail. A short description of the architectures of two
chips implemented is presented in Section 3.2. The architecture of the analog memory core
is identical for both chips implemented and is described in detail in the following section.
The performances of the analog memory are evaluated through a theoretical analysis of
dc transfer function, signal range, small signal acquisition bandwidth, acquisition time
and leakage current.
3.2 Chips Architecture
Two chips for camera electronics of the Cherenkov telescope have been integrated in the
Austria Microsystems (AMS) 0.8 m complementary metal oxide semiconductor (CMOS)
process with poly-to-poly capacitors. In Table 3.1 are presented the architectures for both
chips. The write control circuit as well as the analog memory core are identically for both
chips while the read control circuit is dierent. The analog memory core is described
in detail in the following section and the write and read control circuits are discussed
in Chapter 5. FASTSAMP-EV was the rst experimental chip implemented followed by
FASTSAMP-V1 which is more approached to the camera electronics requirements of the
Cherenkov telescope.
The block diagrams of the chips are shown in Figure 3.1. The analog input
signals are AnalogInputCh1 through AnalogInputCh4 while the analog outputs are
AnalogOutputCh1 through AnalogOutputCh4. The analog waveforms applied at the
four inputs are sampled and stored in the analog memory core which consists of four
channels with 128 cells in each channel. The write address signals w < 1 > through
w < 128 > are generated in the high speed write control circuit implemented to achieve
500 MHz sampling frequency. The read address signals r < 1 > through r < 128 > are
generated in the read control circuit which operates at 100 kHz readout frequency. The
23
24 Chapter 3: Analog Memory Circuit
Chip Name FASTSAMP-EV FASTSAMP-V1
(Fast Sampling (Fast Sampling
Transmission Recorder Transmission Recorder
- Experimental V ersion) - First V ersion)
Analog - 4 channels with 128 memory cells in each channel
Memory was proposed for acquiring analog waveforms
Core
Write - sampling rate of 500 MHz
Architectures Control - consists of four 32 cell delay chains
Circuit
Read - implemented with - implemented with
Control 4 two-phase shift registers a 1 of 128 decoder
Circuit - readout frequency of 100 kHz
Table 3.1: Architectures for both chips.
other signals which appear in the block diagrams are provided externally.
The two control signals ComIn and ComOut which appear in the block diagram
of FASTSAMP-EV chip in Figure 3.1(a) have been replaced by a single external signal
ComInOut necessary for FASTSAMP-V1 chip, as illustrated in Figure 3.1(b). Internally,
this replacement has been done by using an inverter.
3.3 Analog Memory Core
3.3.1 Architecture
The proposed architecture of one channel of the analog memory core [26] is shown in
Figure 3.2. V
B
and V
C
are dc reference voltages. The operation of the analog memory
channel can be described into write and read phases. During the write phase, the switches
S
in
and S
reset
are closed while S
out
and read switches S
r1
through S
r128
are open. The
input waveform is then sampled and stored on the storage capacitors C
1
through C
128
by
sequentially closing and opening the write switches S
w1
through S
w128
. After the analog
input waveform has been stored, the switch S
in
is opened and S
out
is closed. The analog
waveform recorded can be read out by consecutively closing and opening the read switches
S
r1
through S
r128
.
The architecture presented in Figure 3.2 with a single readout amplier oers a low
power dissipation, small area, and minimum cell-to-cell variations. The use of independent
write and read address switches for each cell simplies the write and read control circuits
considerably. As suggested in Chapter 2, the write switches are inserted in the signal re-
turn path. The capacitors are switched across the amplier during readout in order to ob-
tain a cell gain that is insensitive to the size of the sampling capacitor. The description and
operation of the architecture shown in Figure 3.2 are analysed in the following subsections.
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In1
In2
In3
In4
Write Control Circuit
Phi1 Phi2 Phi3 Phi4
Aref1
Aref2
Aref3
Aref4
w<1>...w<128>
4 x 32 Cell Memory Channel
4 x 32 Cell Memory Channel
4 x 32 Cell Memory Channel
4 x 32 Cell Memory Channel
ComIn
ComOut
ComReset
AnalogInputCh1
AnalogInputCh2
AnalogInputCh3
AnalogInputCh4
AnalogOutputCh1
AnalogOutputCh2
AnalogOutputCh3
AnalogOutputCh4
r<1>...r<128>
Read Control Circuit
Phien1
Phien2
Phien3
Phien4
(b)
Phisr1
Phisr2
Phisr3
Phisr4
Phirin1 Phirin2 Phirin3 Phirin4
In1
In2
In3
In4
Write Control Circuit
Phi1 Phi2 Phi3 Phi4
Aref1
Aref2
Aref3
Aref4
w<1>...w<128>
4 x 32 Cell Memory Channel
4 x 32 Cell Memory Channel
4 x 32 Cell Memory Channel
4 x 32 Cell Memory Channel
ComReset
AnalogInputCh1
AnalogInputCh2
AnalogInputCh3
AnalogInputCh4
AnalogOutputCh1
AnalogOutputCh2
AnalogOutputCh3
AnalogOutputCh4
r<1>...r<128>
Read Control Circuit
ComInOut
Phien Address6...Address0
(a)
Figure 3.1: Block diagram for (a) FASTSAMP-EV and (b) FASTSAMP-V1 chips.
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Figure 3.2: Memory architecture with one amplier per channel.
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Figure 3.3: Simplied schematic of one analog memory channel.
3.3.2 Description
A simplied schematic of one channel of the proposed analog memory [27, 28], comprising
4 blocks of 32 cells, is shown in Figure 3.3. Each memory cell consists of a large write
transistor M
wi
, a minimum size read transistor M
ri
, and a sampling capacitor C
i
. The
cells are addressed via write lines w < 1 > through w < 128 > and read lines r < 1 >
through r < 128 >. The voltage V
C
is a dc reference common to the sources of all
write transistors, M
wi
.The switch M
reset
serves to congure the operational amplier as
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Figure 3.4: Timing diagram for (a) write and (b) read phases.
a voltage follower in order to force the nodes of the amplier input and output to the dc
bias level V
B
during reset.
The channel dimensions of the NMOS and PMOS transistors comprising the input
switch M
in
are W=L = 600 m/1.3 m and W=L = 999:2 m/0.8 m, respectively. As
suggested by (2.41) through (2.44), the relative sizes of these devices were chosen so as
to minimise the signal dependence of the switch on resistance and the total error voltage.
The drawn dimensions of the write and read transistors are W=L = 25 m/0.8 m and
W=L = 2 m/0.8 m (minimum size), respectively. The storage capacitor was chosen
of 500 fF and the output amplier is a folded cascode design of the type described in
Chapter 4.
The operation of the circuit can be described into write and read cycles. In the write
phase, analog signals applied at the channel input, V
in
, are sampled and stored in the
memory cells at a high rate. The stored analog information is subsequently read out
serially at the channel output, V
o
, at a lower speed.
During the write phase, the switch M
in
is turned on, connecting the signal V
in
to the
input bus, while the switch M
out
and the read switches M
r1
through M
r128
are all o,
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Figure 3.5: Analog memory channel with parasitic capacitances.
isolating the input bus from the read bus. The switch M
reset
is on to keep the read bus
at a dened potential V
B
= V
C
= 2:5 V during the entire write phase. An analog signal
applied at the circuit's input is sampled onto the cell capacitors C
i
by sequentially turning
transistors M
w1
through M
w128
on and o, as illustrated in Figure 3.4(a). Samples of the
input waveform at 128 discrete times are thereby stored in the memory channel.
The voltage V
si
stored across the capacitor C
i
in the memory cell i, 1  i  128, is
after the sampling
V
si
= V
in
  V
C
  V
pwi
; (3.1)
where V
pwi
is the voltage error due to the charge injection and clock feedthrough eect
in the switch M
wi
during turn o. As derived in Appendix B, with the source and drain
terminals of the write transistor at reference voltage V
C
at turn o, the pedestal voltage
V
pwi
can be written as
V
pwi
=  
C
wi
+
C
ox
W
wi
L
wi
2
C
tot
s
UC
tot
2
erf
2
4
s

2UC
tot
(V
H
  V
C
  V
T
)
3
5
 
 
C
wi
C
wi
+ C
pi
+ C
i
(V
C
  V
L
+ V
T
) (3.2)
where C
wi
is the write transistor gate overlap capacitance, C
i
is the sampling capacitance,
V
T
is the threshold voltage, V
L
and V
H
are the low and high levels of the write transistor
gate voltage, C
ox
is the oxide capacitance per unit area, W
wi
and L
wi
are the width and
length of the write transistor, U is the slew rate of the gate voltage, C
pi
is the capacitance
associated with the cell sampling capacitor terminal connected to the write switch M
wi
,
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 = 
n
C
ox
W
wi
=L
wi
, and 
n
is the electron mobility in the channel. The capacitance C
tot
is
C
tot
= C
i
+ C
pi
+ C
wi
+
C
ox
W
wi
L
wi
2
: (3.3)
The important fact of this investigation is that V
pwi
remains independent of the input
voltage, V
in
.
The parasitic capacitances for one analog memory channel are illustrated in Figure 3.5
and listed in Table A.2 of Appendix A. The values have been extracted from the layout
of the analog memory core which is identically for both chips. The slew rate of the gate
voltage U with a typical value of 5 V/300 ps corresponds to the falling edges (300 ps)
of the write address signals. The pedestal voltage V
pwi
has been calculated from (3.2),
V
pwi
=  130 mV, in which ( 80 mV) represents the charge injection contribution and
( 50 mV) due to the clock feedthrough eect.
After the write phase has been completed and the input waveform is stored in the
analog memory, the read cycle is initiated. During the readout, the switch M
in
is turned
o while M
out
and M
reset
are turned on, forcing both the input bus and the read bus to
V
B
. The switch M
reset
is then turned o and the voltage stored in the rst cell is read
out by turning M
r1
on as illustrated in Figure 3.4(b). This cycle is repeated for all cells.
The input bus must always be forced back to V
B
before a new cell is read out, otherwise
the charge and parasitic capacitances will seriously degrade the circuit's performance. By
turning the cell read switches o after the reset switch is turned on, the potential across
the capacitors is initialised to nominally 0 V for the next write phase.
3.3.3 DC Transfer Function
Once the write switch is turned o, the cell capacitor nodes connected to the cell transis-
tors are left in a high impedance state for the remainder of the write phase and the entire
read phase. Therefore the charge at these nodes is conserved and only three parasitic
capacitances inuence the dc transfer function of a memory cell. One is the capacitance
C
pi
, the second parasitic capacitance is the gate overlap capacitance of the read switch,
C
ri
, and the third parasitic to be considered is the capacitance, C
pp
, between the inverting
input and the output of the amplier.
The dc transfer function of the memory can be derived using the schematics illustrated
in Figure 3.6 and Figure 3.7, which show a memory cell together with the readout amplier
before and after the cell is addressed for readout, respectively. The total charge stored at
memory cell node x
i
in Figure 3.6 after the write transistor M
wi
is turned o is
Q
x
i
= C
i
(V
C
+ V
pwi
  V
in
) + C
pi
(V
C
+ V
pwi
) + C
ri
(V
C
+ V
pwi
  V
L
): (3.4)
The charge Q
y
i
stored at the inverting input node y
i
of the amplier before the memory
cell is addressed for readout is
Q
y
i
= C
ri
(V
B
  V
L
): (3.5)
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Figure 3.6: Circuit conguration before the memory cell is addressed for readout.
After the read switch has been turned on, as illustrated in Figure 3.7, the node x
i
and
node y
i
are shorted and the total charge is
Q
x
i
y
i
= Q
x
i
+Q
y
i
: (3.6)
The charge Q
x
i
y
i
can be expressed as
Q
x
i
y
i
= (C
i
+ C
pp
)(V
opm
  V
oi
) + 2C
ri
(V
opm
  V
H
) +
+C
pi
V
opm
  C
ox
W
ri
L
ri
(V
H
  V
opm
  V
T
); (3.7)
where W
ri
and L
ri
are the channel width and length of the read transistor. V
opm
is the
voltage of the inverting input of the amplier,
V
opm
= V
B
 
V
oi
  V
B
G
; (3.8)
and G is the open-loop gain of the amplier.
When memory cell i is selected for readout, the voltage at the output of the amplier,
V
oi
, can be described as a function of the input voltage V
in
in the form
V
oi
= A
i
V
in
+ V
offi
(3.9)
where A
i
is the gain factor and V
offi
is the oset voltage. By solving (3.4) to (3.8), the
gain factor A
i
is
A
i
=
1
1 +
C
pp
C
i
+
1
G

1 +
C
pp
+ C
pi
C
i
+
2C
ri
C
i
+
C
ox
W
ri
L
ri
C
i

(3.10)
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guration when the memory cell is addressed for readout.
and the oset voltage V
offi
V
offi
= V
B
 
C
i
C
i
+ C
pp
V
C
+
C
pi
C
i
+ C
pp
(V
B
  V
C
) 
C
i
+ C
pi
+ C
ri
C
i
+ C
pp
V
pwi
 
 
C
ri
C
i
+ C
pp
(2V
H
  2V
L
  V
B
+ V
C
) 
C
ox
W
ri
L
ri
C
i
+ C
pp
(V
H
  V
B
  V
T
): (3.11)
The sampling capacitance C
i
can be made large compared to C
pp
and to C
ri
. Also,
the open-loop amplier gain G is large enough in practical CMOS circuits. With these
approximations and supposing that the reference voltage V
C
is set to the bias voltage V
B
,
(3.10) and (3.11) can be rewritten as
A
i
=
1
1 +
C
pp
C
i
(3.12)
and
V
offi
=  

1 +
C
pi
C
i

V
pwi
: (3.13)
Because both A
i
and V
offi
are independent of the input voltage V
in
, as indicated by (3.9)
to (3.13), it follows that the output voltage of the analog memory V
o
is a linear function
of V
in
. With the parasitic capacitance values listed in Table A.2 of Appendix A and V
pwi
of ( 130 mV), the gain cell and oset voltage have been calculated from (3.12) and (3.13)
and their values are 0.979 and 141 mV, respectively.
3.3.4 Signal Range
Since the cell capacitor nodes connected to the cell transistors remain oating after
the write switch is turned o, care must be taken to ensure that no leakage occurs
at those nodes, for all possible ac and dc input signals, during the write and read
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Figure 3.8: (a) Triangle input waveform. (b) Waveforms at node x
i
in Figure 3.5 with
the write switch turned o at time t
1
(solid line) and t
2
(dashed line).
phases. In Figure 3.8(a) is represented a triangle input waveform with a voltage swing
of V
in
= V
M
  V
m
. Shown in Figure 3.8(b) are the waveforms at node x
i
in Figure 3.5
with the write switch turned o at times t
1
and t
2
, respectively. The voltage V
x
i
at node
x
i
must not fall below the low level of the gate voltage V
L
to avoid subthreshold leakage.
Therefore V
x
i
 V
L
and the maximum input voltage swing V
in
in the write phase is
limited to
V
in
 V
C
  V
L
: (3.14)
In the read phase, the maximum voltage swing V
oi
at the output of the amplier
must be less than (V
B
  V
L
) to avoid the subthreshold leakage. It follows from (3.9) that
the corresponding limit for the input voltage swing during the write phase is then
V
in
=
V
oi
A
i

V
B
  V
L
A
i
: (3.15)
3.3.5 Small Signal Acquisition Bandwidth
The small signal bandwidth of the analog memory is governed by the impedances of the
MOS switches, the size of the sampling capacitance, and the size of associated parasitic
capacitances. The equivalent circuit of a memory cell during signal acquisition is shown
in Figure 3.9. R
wi
and R
is
represent the write and input switch on resistances. Their
values are calculated by (2.2) and (2.20) to (2.22) and given in Table A.2 of Appendix A.
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Figure 3.9: Equivalent circuit of a memory cell during signal acquisition.
In general, the on resistance of the input switch should be low. The capacitance C
s
is
given by
C
s
= C
is
+ C
inb
(3.16)
where C
is
is the drain capacitance of the input switch and C
inb
is the capacitance between
the input bus and ground. The values of these capacitances have been extracted from the
analog memory core layout and are also given in Table A.2.
As long as R
is
 R
wi
the current i is owing through R
is
and C
s
. Therefore the
following transfer functions in Laplace can be written as
v
s
v
in
(s) =
1
1 
s
p
s
(3.17)
and
v
i
v
s
(s) =
1
1 
s
p
i
(3.18)
with p
s
=  1=R
is
C
s
and p
i
=  1=R
wi
C
i
. Thus the frequency dependence of the voltage
v
i
across the sampling capacitor C
i
is given by
v
i
v
in
(s) =
1
 
1 
s
p
i
! 
1 
s
p
s
!
: (3.19)
Because jp
s
j is much larger than jp
i
j, (3.19) can be approximated by a single pole expres-
sion
v
i
v
in
(s) 
1
1 
s
p
i
: (3.20)
The cell bandwidth B for the circuit is given by
B = f
 3dB
=  
p
i
2
; (3.21)
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Figure 3.10: Time response of the analog memory cell to a step input.
where f
 3dB
is the  3 dB frequency. The on resistance R
wi
can be expressed as in (2.2)
with V
GS
= V
H
  V
C
and therefore (3.21) becomes
B =

n
C
ox
W
wi
L
wi
(V
H
  V
C
  V
T
)
2C
i
: (3.22)
For applications where a high input bandwidth is required, the write transistor must
be made large because the cell bandwidth B is determined by the size of the sampling
capacitor and the resistance of the write transistor.
3.3.6 Acquisition Time
The acquisition time is the length of time that the write address switch must stay on in
order to acquire a full scale step at the input to a specied accuracy. The small signal
transfer function of the analog memory can be approximated by a single pole expression
as in (3.20). The circuit response illustrated in Figure 3.10 to a voltage step v
in
(s) = A=s
at the input is
v
i
(s) = A
 
1
s
 
1
s  p
i
!
: (3.23)
The time response to a step input is therefore
v
i
(t) = A(1  e
p
i
t
): (3.24)
For a given accuracy  in %, (3.24) can be rewritten as
A
100
= A(1  e
p
i
t
a
); (3.25)
where t
a
is the acquisition time. Inserting p
i
=  1=R
wi
C
i
in (3.25) yields
t
a
=  R
wi
C
i
ln

1 

100

: (3.26)
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For instance, for a given accuracy  of 99%, R
wi
= 180 
 and C
i
= 500 fF, the acquisition
time calculated by (3.26) is t
a
 415 ps. In conclusion, the acquisition time of the analog
memory for a given accuracy is less than 0.5 ns.
3.3.7 Leakage Current
Leakage currents across drain-bulk and source-bulk pn-junctions occur in both PMOS
and NMOS transistors. The leakage currents depend of temperature and double for
every 8

C rise in temperature [26]. At room temperature, a typical value of the leakage
current is I
leak
= 15 fA/m
2
. For the write switch transistor M
wi
with W
wi
=L
wi
ratio of
25 m/0.8 m the leakage current is I
leak
W
wi
L
wi
(0.3 pA). The rate of discharge for a
500 fF storage capacitor C
i
is then I
leak
W
wi
L
wi
=C
i
(6 V/s). The magnitudes of leakage
currents are below the nanoampere range, so that they have a negligible eect in the
analog memory core.
3.4 Summary
In this chapter an analog memory circuit for use in high speed data acquisition systems
has been introduced. Each channel in this memory consists of 128 memory cells for
storing samples of the input waveform and a single operational amplier for reading out
the stored samples. Each memory cell comprises a storage capacitor, a write switch and
a read switch.
The dc transfer function of the analog memory circuit was derived and it was shown
that the output voltage is a linear function of the input voltage. In order to achieve a
high input bandwidth the write transistors must be made large, which may increase the
cell-to-cell response variations. However, in the proposed analog memory architecture the
pedestal voltages are not dependent on the input signal level. The pedestal voltage is
governed by charge injection and clock feedthrough eect at turn o of the large write
switch and a theoretical expression for this voltage is derived in Appendix B.
The main analog memory core has been designed so that the sampling time of the
individual memory cells is independent of the input signal level. This removes the need
for an extensive ac calibration and sampling time error correction procedures.
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Chapter 4
Readout Operational Amplier
4.1 Overview
Each channel of the analog memory architecture presented in the previous chapter in-
cludes an on-chip operational amplier which is used during the readout phase. The
amplier must provide sucient gain, speed, and noise performance for the intended ana-
log memory application. In addition, the noise contribution of the amplier to the total
circuit noise should be small compared to the noise of the analog memory. The folded
cascode architecture chosen is simple and attractive because the load capacitance pro-
vides the frequency compensation. The amplier must drive o-chip several picofarads
and therefore the stability is assured. The folded cascode amplier is capable of achieving
a high stable loop bandwidth with a large capacitive load. The circuit of the amplier
is described in detail in Section 4.2. In Section 4.3 the folded cascode architecture is
examined with respect to gain and bandwidth. Simulation results are presented with the
amplier in both follower and inverting amplier congurations. In the following section
is analysed the total noise including icker and thermal noise.
4.2 Amplier Circuit
The schematic of the folded cascode amplier [28] with a p-channel dierential input pair
is shown in Figure 4.1. The circuit comprises a cascade of a common source and a com-
mon gate stage. The use of this conguration improves the frequency response and power
supply rejection. The small signal impedance at the output node is increased and the
voltage gain is simply the product of the transconductance of the input transistors and
the impedance of the output node. An important performance advantage of this circuit
is that the load capacitance contributes the dominant pole and performs the function of
compensation capacitor. The transistors M
3
and M
4
operate as current sources and M
7
through M
10
operate as an improved Wilson current source. The currents through M
3
and M
4
equal the sum of the currents from the dierential pair, M
1
and M
2
, and from
the cascode mirror formed by M
7
through M
10
. The reference voltages V
ref1
, V
ref2
, V
bias
are generated by the bias generator formed by the transistors M
11
 M
16
. The drawn
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Figure 4.1: Schematic of the folded cascode amplier.
Transistors Current [A] Transconductance [A/V] Conductance [nA/V]
M
1
;M
2
20 124.8 147.2
M
3
;M
4
40 192.5 1130
M
5
;M
6
20 206.7 176.9
M
7
;M
8
20 122.3 357.4
M
9
;M
10
20 84.12 210.3
Table 4.1: Dc operating points of MOS transistors.
Variable Simulation
V
bias
3.554 V
V
ref1
1.242 V
V
ref2
1.614 V
Power Dissipation 653 W
Table 4.2: Simulation results.
dimensions of the channel lengths and widths of MOS transistors are illustrated in Fig-
ure 4.1.
The dc voltage gain G of the amplier [29, 30] in Figure 4.1 can be approximated by
the product of the transconductance of the input transistor, g
m1
, and the impedance at
the output node, r
out
,
G  g
m1
r
out

g
m1
g
ds6
(g
ds2
+ g
ds4
)
g
m6
+
g
ds8
g
ds10
g
m10
(4.1)
where g
ds2
, g
ds4
, g
ds6
, g
ds8
, g
ds10
and g
m6
, g
m10
are conductances and transconductances of
the MOS transistors. The dominant pole p
1
of the circuit is determined by the impedance
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Figure 4.2: Amplier in the (a) voltage follower and (b) inverter conguration.
at the output node together with the output capacitance C
out
,
p
1
=
1
2r
out
C
out
(4.2)
where C
out
consists of the load capacitance and the parasitic capacitance at the output
node.
The dc operating points of the MOS transistors were determined after simulations
with SPICE [43]{[46] and listed in Table 4.1. The simulation results for the reference
voltages are illustrated in Table 4.2. For a +5 V power supply the power dissipation of
the operational amplier is 653 W. With the values listed in Table 4.1 and Table 4.2, the
open loop gain and the output resistance can be calculated from (4.1) and their values
are 62828 (96 dB) and 503.425 M
, respectively. Assuming that for the simulations a
10 pF load capacitance was used, the dominant pole p
1
calculated from (4.2) is 32 Hz.
4.3 Simulation Results
The amplier was simulated with SPICE in two dierent congurations in order to
investigate performance parameters such as linearity, slew-rate, unity-gain bandwidth
and open-loop gain. The schematics of the amplier connected as a voltage follower and
as an inverter are shown in Figure 4.2(a) and (b), respectively. As indicated, the amplier
was evaluated in closed-loop using an operational amplier OP01B [42] provided by AMS
0.8 m technology library. This CMOS amplier operates as a buer and has high input
impedance, low oset, high open-loop gain (100 dB) and unity-gain bandwidth of 23 MHz.
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Figure 4.3: Upper: Input voltage as a function of output voltage. Lower: Residuals from
a t to a 2.5 V output voltage range. The amplier is in the inverter conguration.
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Figure 4.4: Output voltage plotted as a function of input voltage. The amplier is in the
follower conguration.
The amplier output voltage range and its linearity were simulated with the amplier
in the inverter conguration, as illustrated in Figure 4.2(b). In Figure 4.3 the input
voltage is plotted as a function of the output voltage together with the deviations from
a linear t across a 2.5 V output voltage range. The non-inverting input of the amplier
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Figure 4.5: Amplitude (upper) and phase (lower) plotted as a function of frequency.
Variable Simulation Calculation
Open-loop gain 98 dB 96 dB
 3 dB bandwidth 25 Hz 32 Hz
Unity-gain bandwidth 1.92 MHz  
Integral linearity 0.03 %  
Slew-rate 3.83 V/s  
Phase margin 90 degree  
Output resistance   503.425 M

Equivalent input referred noise @ f=100 kHz 30 nV/
p
Hz 33 nV/
p
Hz
Table 4.3: Simulation and calculation results at 10 pF load capacitance.
was set to 2.5 V. The integral linearity error is the maximum deviation from a linear t
to the output voltage versus the input voltage over the full scale input voltage range,
expressed as a percentage of the input voltage range. The calculated non-linearity is
0.03 % (700 V/2.5 V) over an output voltage range of 2.5 V.
Other amplier parameters such slew-rate and frequency dependence of the open-loop
gain were determined after simulations with the amplier in the follower conguration.
In Figure 4.4 the output voltage is plotted as a function of input voltage with the am-
plier in the follower conguration, as shown in Figure 4.2(a). For the simulations it
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was assumed that the input transistors are identical (no mismatch), corresponding to a
zero oset voltage. The slew-rate of 3.83 V/s was calculated after simulations at 10 pF
load capacitance. Figure 4.5 shows the open-loop gain and phase represented as a func-
tion of frequency. The simulations show an open-loop gain of 98 dB, a phase margin of
90 degree, a unity-gain bandwidth of 1.92 MHz and a  3 dB bandwidth of 25 Hz. For
the simulations a 10 pF load capacitance was used, which approximately represents the
output load capacitance in the test setups described in Appendix C and Appendix D.
This capacitance accounts for the chip package and socket (68 pin CLCC), traces on the
printed circuit board, and the input capacitance of the AD645 amplier (1 pF).
The simulations and calculations agree well and are summarised in Table 4.3.
4.4 Amplier Noise
The noise introduced by the amplier consists of the thermal and the icker (1/f) noise.
The thermal noise is due to random thermal motion of the electron and is independent
of the dc current owing in the component. The icker noise is associated with carrier
traps in the semiconductor which capture and release carriers in a random manner. The
spectral noise density for a NMOS transistor [44]{[46] can be written as
S
fn
(f) =
v
2
thn
+ v
2
fn
f
=
i
2
thn
+ i
2
fn
g
2
mn
f
=
8kT
3g
mn
+
K
fn
I
A
fn
DSn
g
2
mn
C
ox
W
n
L
n
f
; (4.3)
where g
mn
is the transconductance of the transistor, I
DSn
is the drain-to-source current,
k = 1:3810
 23
[J/K] is the Boltzmann's constant, and K
fn
and A
fn
are the icker noise
coecient and exponent, respectively. In the same manner as for a NMOS transistor, the
spectral noise density for a PMOS transistor is given by
S
fp
(f) =
v
2
thp
+ v
2
fp
f
=
i
2
thp
+ i
2
fp
g
2
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f
=
8kT
3g
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+
K
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I
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DSp
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2
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C
ox
W
p
L
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f
: (4.4)
The rst term in (4.3) or (4.4) represents the thermal noise of the transistor due to
the nite resistance of the channel. The second term in (4.3) or (4.4) represents the
contribution from the icker noise.
The input referred thermal noise generated in the folded cascode amplier is the sum of
the statistically independent mean square noise currents from the transistors M
1
through
M
10
. The input referred thermal noise spectral density is then
v
2
th
f
=
10
X
j=1
i
2
thj
g
2
m1
f
=
i
2
th1
+ i
2
th2
+ i
2
th3
+ i
2
th4
+ i
2
th5
+ i
2
th6
+ i
2
th7
+ i
2
th8
+ i
2
th9
+ i
2
th10
g
2
m1
f
: (4.5)
With matched transistors in each of the pairs M
1
 M
2
, M
3
 M
4
, M
5
 M
6
, M
7
 M
8
,
and M
9
 M
10
, the input referred thermal noise spectral density for the folded cascode
amplier can be expressed as
v
2
th
f
=
2(i
2
th1
+ i
2
th3
+ i
2
th5
+ i
2
th7
+ i
2
th9
)
g
2
m1
f
: (4.6)
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Inserting the thermal noise terms from (4.3) and (4.4) into (4.6) yields
v
2
th
f
=
16kT
3g
m1
 
1 +
g
m3
+ g
m5
+ g
m7
+ g
m9
g
m1
!
: (4.7)
The spectral density of the input referred icker noise generated in the amplier circuit
can be written as
v
2
f
f
=
10
X
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2
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=
2(i
2
f1
+ i
2
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+ i
2
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+ i
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)
g
2
m1
f
: (4.8)
In the similar way as for the thermal noise, the spectral density of the input referred
icker noise can be derived and is given by
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=
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: (4.9)
The total spectral noise density in the operational amplier is the sum of the spectral
density of the thermal and icker noise
S
op
(f) =
v
2
f
=
v
2
th
+ v
2
f
f
: (4.10)
The W=L transistor ratios are given in Figure 4.1 while the drain-to-source currents
and transconductances forM
1
throughM
10
are listed in Table 4.1. Also, noise parameters
such as icker noise coecients and exponents of the PMOS and NMOS transistors in
AMS 0.8 m CMOS technology are listed in Table A.1 of Appendix A. For the folded
cascode operational amplier the spectral noise densities of the thermal and icker noise
at 100 kHz have been calculated from (4.7) and (4.9) and their values are 32 nV/
p
Hz
and 5 nV/
p
Hz, respectively. Therefore the total spectral noise density in the operational
amplier calculated from (4.10) is 33 nV/
p
Hz. The noise in the operational amplier
has been also determined after simulations with SPICE. The simulation and calculation
values of the noise agree well and are given in Table 4.3.
4.5 Summary
In this chapter the folded cascode amplier has been examined and its gain, bandwidth,
and noise performance have been characterised. One of the advantage of the folded
cascode amplier is that its frequency response is dominated by the pole associated with
its load capacitance. Therefore no internal compensation is needed to ensure stability.
The amplier is used in the analog memory architecture introduced in Chapter 3. The
amplier provides sucient gain, bandwidth, and low noise compared with the noise of
the analog memory.
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The amplier operates from a single +5 V power supply with a power dissipation
of 653 W. The bias circuitry that generates the reference voltages for the amplier was
included on the chips. The amplier characteristics were simulated in both voltage follower
and inverter congurations. The simulations predict an open-loop gain of 98 dB, a phase
margin of 90 degree, a unity-gain bandwidth of 1.92 MHz, and a  3 dB bandwidth of
25 Hz with a 10 pF load capacitance.
Chapter 5
Control Circuits
5.1 Overview
The control circuits are necessary to provide the write and read addresses for the analog
memory core. The write and read control circuits are included on-chip and described in
detail in this chapter. The write control circuit was implemented to achieve 500 MHz
sampling frequency and its architecture is presented in Section 5.2. The following section
describes the read control circuits which operate at 100 kHz readout frequency. The write
control circuit is identical for both chips while the read control circuit is dierent. The
performance of the control circuits is also evaluated.
5.2 High Speed Addressing Circuit
5.2.1 Circuit Description
Generally, shift registers are used for write address control in analog memory circuits.
At sampling rates above 150 MHz (depending of the technology) this approach is
dicult to implement and therefore delay chains are used instead. Such inverter
chains have been employed previously in digital applications. The high speed write
control circuit proposed for the analog memory consists of four 32 cell delay chains
[27, 28]. An inverter delay chain of 32 cells together with a servo feedback illustrated
in Figure 5.1 were implemented to reach 500 MHz sampling frequency. Each delay
element in the chain consists of ve MOS transistors, as indicated by the shaded box in
Figure 5.1. A write pulse applied at input In1 propagates through the delay elements,
producing the write address signals w < 1 > through w < 32 > for the analog memory
core. The minimum width of the write pulse In1 is constrained by the accuracy with
which the analog signal is to be acquired and the input time constant of the sampling
cell. The delay of the write pulse through the chain is set by the control voltage
V ctr1 which determines the on resistance of the PMOS transistor M
1
. The resistance
together with the gate capacitance of the following inverter stage, M
4
and M
5
, provide
an adjustable RC time delay that governs the sampling frequency of the memory.
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Figure 5.1: Inverter delay chain of 32 cells and servo feedback circuit.
Shown in Figure 5.2 is a timing diagram of the write signals in one delay chain. In this
mode several memory cells are addressed simultaneously. It should be noted that only
the timing of the falling write clock edges is controlled by the circuit shown in Figure 5.1.
In order to ensure a delay, and thus the sampling frequency, a servo feedback circuit,
also shown in Figure 5.1, is used. The raising edge of a reference input signal Aref1 is
compared to the falling edge of the last write signal w < 32 >. When the delay is less than
the intended value, as shown in Figure 5.3(a), the transistorM
6
turns on, which connects
the current generated by M
8
 M
9
mirror current to the capacitor C
1
. The voltage across
C
1
is increased, thereby slowing the inverter chain via the control voltage V ctr1. The
signal Phi1 is included in such a way that the voltage across C
1
is modied only while
the delays are being compared during the write phase. In the same way, as illustrated in
Figure 5.3(b), when the delay is larger than the intended value, the voltage across C
1
is
decreased. The time dierence t
ref
  t
in
determines the resulting write sample frequency,
f
s
= 32=(t
ref
  t
in
). This feedback circuit eliminates the sensitivity of the delay chain to
process parameters and compensates for the eect of temperature and supply variations.
The dimensions of the transistors in the delay chain and servo feedback circuit are
indicated in Figure 5.1 in microns. The control logic which enables the transistors
M
6
and M
7
was implemented with digital gates provided by the standard digital gates
5.2. High Speed Addressing Circuit 47
w<32>
In1
w<1>
w<2>
Figure 5.2: Timing diagram of the write signals in one delay chain.
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Figure 5.3: Timing diagram of the inverter chain showing the falling edge of the last write
signal w < 32 > which can be (a) before or (b) after the raising edge of the reference
pulse Aref1.
library [39] of AMS 0.8 m CMOS technology. The magnitudes of the currents for the two
mirrorsM
8
 M
9
andM
10
 M
11
are set by external resistors through R1gnd and R1vdda.
The size of the resistors determines the speed of charge or discharge of the capacitor C
1
during the write phase.
This dynamic servo feedback delay circuit can be used only for synchronous repetitive
signal acquisition. Otherwise, the discharge of C
1
by leakage currents will introduce timing
errors.
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Figure 5.4: Timing errors after simulations in one delay chain.
5.2.2 Timing Accuracy
The timing accuracy within a signal channel is aected by delay variations among cells.
The deviations from the nominal delay arise from inaccuracies in the fabrication process
and are thus constant over time. The individual delay values shown in Figure 5.4 have
been determined after simulations with SPICE [43]{[46] by applying a sine waveform to
the input of the signal channel and tting the output response to an ideal sine curve. It
results a rms value of 160 ps for the element delay variation across 32 cells. This jitter
corresponds to a sampling frequency error of 8 % at the 500 MHz sampling rate. It should
be noted that the jitter is independent of the input signal level and can be corrected for
if required.
The total delay of the inverter chain is regulated by the feedback control circuit.
Inaccuracies in this circuit manifest themselves as variations of the control voltage level
V ctr1, and thus in a variation in the delay of the entire inverter chain. As a consequence,
the sampling frequency may vary from one measurement cycle to the next.
It should be again noted that in the proposed analog memory design the turn o time
of the sampling switches is independent of the input signal level, eliminating a timing
error that would otherwise be present for high frequency input signals.
5.3 Read Addressing Circuits
5.3.1 Read Control Circuit for FASTSAMP-EV chip
The read control circuit for FASTSAMP-EV chip consists of four 32 stage dynamic two-
phase shift registers. Figure 5.5 illustrates one of the 32 stage dynamic two-phase shift
register [26] congurations with the timing diagram. In this gure, Phis1 and Phis2 are
the two non-overlapping clocks controlling the shift register, and Phirin1 is the serial
input to the register. The schematic of the two-phase clock generator which provides the
non-overlapping clocks is shown in Figure 5.6. The non-overlapping characteristic of the
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Figure 5.5: A 32 stage dynamic two-phase shift register with timing diagram.
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Figure 5.6: Two-phase clock generator.
resulting shift register clocks, Phis1 and Phis2, is ensured by the delays of the extra
inverters. The signals r < 1 > through r < 32 > are the read address control signals for
the analog memory core. The enable signal Phien1 is used to disable the read addresses,
r < 1 > through r < 32 >, while the analog memory is reset between readout of two
successive memory cells, as shown in Figure 3.4(b).
The shift register is initialised by raising both of the clocks, Phis1 and Phis2, and
the serial input Phirin1 low, as shown in Figure 5.5. This sets the read address signals
r < 1 > through r < 32 > to their low state. The shift register proceeds as follows.
The serial input Phirin1 is set to high, and with a raising edge of clock Phis1, the rst
read address r < 1 > becomes high. After clock Phis1 is returned to low, a Phis2 pulse
advances the logic level of Phirin1 to the second inverter in the register. The serial input
Phirin1 is then raised to the low state and, after another Phis1 pulse, the rst address
signal, r < 1 >, goes low, while the second address signal, r < 2 >, goes high. Consecutive
clock pairs, Phis1 and Phis2, advance the logic levels within the shift register until the
last read address control signal, r < 32 >, rises and falls, as illustrated in Figure 5.5. It
is important to note that the shortest period of the non-overlapping shift register clocks
must stay high is determined by the time required to adequately charge or discharge the
inverter input gate capacitances through the pass transmission gates. The minimum time
between two successive write clocks is therefore simply the sum of two inverter delays plus
the timing overhead required to ensure that the shift registers clocks are non-overlapping.
The transistor dimensions for the transmission gates used as switches in Figure 5.5 are
given in microns. To calculate the drawn dimensions of the PMOS and NMOS transistors,
the relations (2.43) and (2.44) were used. Also, the inverters and the gates are provided
by the standard digital gates library in AMS 0.8 m CMOS technology.
5.3.2 Read Control Circuit for FASTSAMP-V1 chip
The readout of the FASTSAMP-V1 chip is controlled by an on-chip 1 of 128 decoder
[28] shown in Figure 5.7. The decision to replace the four 32 stage dynamic two-phase
shift registers by a 1 of 128 decoder was taken to approach more to the camera electronics
requirements of the Cherenkov telescope. The schematic of the read control circuit consists
of 1 of 4 decoders and 1 of 8 decoders. Both types of decoders with the schematics
represented in Figure 5.8 were implemented with digital gates using the standard digital
gates library of AMS 0.8 m CMOS technology. A microcontroller which exists in the
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Figure 5.7: Read control circuitry with timing diagram.
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camera electronics design of the Cherenkov telescope [1] provides 7 bit address signals
Address0 through Address6, as illustrated in Figure 5.7. The signal Phien activates
the decoders and thus enables the read signals r < 1 > through r < 128 >. For the
Cherenkov application is necessary to read out only a few samples depending of the
analog input waveform. This decision is given by the microcontroller which provides the
start and stop addresses through the address signals Address0 to Address6.
5.4 Summary
Commonly shift registers are used for write addressing in an analog memory. At high
sampling speeds, the variations in cell-to-cell sampling times due to the sensitivity of on-
chip delays are considerable, and extensive ac timing correction procedures are required.
In addition, a high speed sampling clock must be provided to the circuit. This chapter
proposed the use of inverter delay chains for write control circuit, which avoid the need
for a high speed external clock. This write control circuit is insensitive to variations in
the fabrication process, temperature and supply levels because servo feedback circuits are
used to adjust the sampling rate. The sampling clock period is derived by a division of
time delay between two external control signal edges by the number of sampling cells in
one delay chain. The variations in cell-to-cell sampling times were estimated to be after
simulations 160 ps rms which corresponds to a sampling frequency error of 8 % at the
500 MHz sampling rate. This jitter is independent of the input signal level and can be
corrected.
The read control circuit was implemented with dynamic two-phase shift registers or
with a 1 of 128 decoder depending of the chip version.
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Chapter 6
Memory Calibration and Correction
Procedures
6.1 Introduction
It is essential to have in analog memory an uniform response in a large number of memory
cells according with the accuracy of the technology. The parameters which characterise an
analog memory are cell-to-cell oset and gain variations within a memory channel. In high
precision applications the cell non-uniformities may not be adequate and must therefore
be cancelled by correcting the data. Dc correction procedures and ac calibration [26] may
be required if the memory does not satisfy the performance objectives. The calibration
and correction procedures are needed to eliminate variations of the cell osets, gains and
nonlinearities. In large systems is necessary to reduce the computational eort and the
number of components required to store the correction constants.
The voltage V
oi
read out from a given memory cell i can be expressed as a function of
the input voltage V
in
,
V
oi
= H
i
V
in
; (6.1)
where H
i
is referred to as the transfer function of memory cell i. Ideally, the transfer
function of all cells are identical and equal to one but in reality will not because of gain,
nonlinearity, and oset variations among cells. The origin of these variations can be
inaccuracies in the fabrication process and control signal feedthrough while the circuit is
being operated.
In large systems is necessary to reduce the computational eort and the number of
components required to store the correction constants. The calibration is performed by
applying known sets of signals at the analog input and storing the resulting output values.
The transfer functionH
i
is then calculated, and the inverse function ofH
i
is used to correct
the acquired data. The cell correction values are expressed in the form of calibration
constants. The time needed to determine these constants during the calibration procedure
is generally not crucial and the correction can be done on-line. The goal is to minimise
the number of calibration constants and the time required to correct the signal data.
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Figure 6.1: Dc correction procedure using a subtraction method.
6.2 DC Calibration
Three dc correction procedures such as subtraction, multiplication and addition, and
piece-wise linear approximation are presented in the following subsections. Each proce-
dure is described in detail.
6.2.1 Subtraction Method
A subtraction procedure can be implemented with a digital circuit as illustrated in Fig-
ure 6.1. The correction steps for cell i are the following.
During calibration, the reference calibration voltage V
cal
is applied at the input and
the digitised output voltage levels are transferred into the digital memory. The known
reference voltage V
cal
is identical for the entire acquisition system. The corresponding
output voltage of cell i, V
oci
, is
V
oci
= V
cal
+ V
offi
= K
i
; (6.2)
where V
offi
is the memory cell oset voltage and K
i
is the calibration constant to be
stored for cell i.
During data acquisition, the input signal voltage V
sig
is applied and the corresponding
output voltage V
oi
of cell i is
V
oi
= V
sig
+ V
offi
: (6.3)
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Figure 6.2: Dc correction procedure using a multiplication and addition method.
The input voltage V
sig
can be determined by subtracting (K
i
  V
cal
) from the output
response V
oi
,
V
sig
= V
oi
  V
offi
= V
oi
  (K
i
  V
cal
): (6.4)
The subtraction is done by a digital subtracter in Figure 6.1.
If the analog memory has N cells then N constants need to be stored. It should be
noted that the subtraction method corrects the oset voltage errors for dc input signals.
6.2.2 Multiplication and Addition Method
The multiplication and addition method requires two reference voltages, as illustrated in
Figure 6.2. The circuit response to the reference voltages is
V
oci1
= A
i
V
cal1
+ V
offi
(6.5)
and
V
oci2
= A
i
V
cal2
+ V
offi
; (6.6)
where A
i
is the voltage gain of cell i, V
oci1
and V
oci2
are the responses of the circuit to
reference voltages V
cal1
and V
cal2
, respectively. When the input voltage V
sig
is applied, the
corresponding output voltage V
oi
is
V
oi
= A
i
V
sig
+ V
offi
: (6.7)
Therefore the input voltage V
sig
can be determined,
V
sig
= K
1i
V
oi
+K
2i
; (6.8)
58 Chapter 6: Memory Calibration and Correction Procedures
Voltage
Vcal1
Voci1
Voi
Output
Transfer Curve
Voltage
Input
0 V V V V Vcal2 cal3 sig cal4 cal5
V
V
V
V
oci5
oci4
oci3
oci2
Linear Segment
Figure 6.3: Dc correction procedure using a piece-wise linear approximation method.
where K
1i
and K
2i
are two calibration constants for each cell. These calibration constants
are derived from (6.5) through (6.7) and written as follows
K
1i
=
1
A
i
=
V
cal2
  V
cal1
V
oci2
  V
oci1
(6.9)
K
2i
=  
V
offi
A
i
= V
cal1
 K
1i
V
oci1
: (6.10)
An analog memory channel with N cells requires 2N constants need to be stored. The
number of constants required can be reduced when the gain matching among cells is
satisfactory. The input signal V
sig
can be expressed
V
sig
= K
1
V
oi
+K
2i
(6.11)
and only (N + 1) constants need to be stored. The multiplication and addition method
corrects both cell-to-cell gain and oset voltage errors for dc input signals.
6.2.3 Piece-Wise Linear Approximation Method
The nonlinearities in the circuit response can be corrected using a piece-wise linear approx-
imation method. The number of calibration voltage levels is determined by the number
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Non-Ideal Correction Number of Number of
Parameter Procedure Calibration Constants per
Voltage Levels Memory Cell
Oset Subtraction 1 1
Gain and Multiplication and 2 2
Oset Addition
Linearity Piece-Wise Linear Number of 2  Number of
Approximation Segments + 1 Segments
Table 6.1: Calibration and correction parameters.
of linear segments needed to obtain the desired accuracy, as shown in Figure 6.3. In
this gure a nonlinear transfer curve is approximated by four linear segments. The ve
calibration voltages are V
cal1
through V
cal5
, and the corresponding memory responses are
V
oci1
through V
oci5
. During data acquisition, the input signal voltage V
sig
can be approxi-
mated from the measured output voltage V
oi
by a linear interpolation between the nearest
calibration output values.
The procedures listed in Table 6.1 are sucient to cancel cell oset, gain and nonlin-
earity errors for dc input signals. In table are listed the operations that must be performed
to correct oset, gain, and linearity errors, with the number of reference voltage levels
and constants needed for these operations.
6.3 AC Calibration
A variation in the sampling time interval from cell to cell generates an amplitude error,
as is illustrated in Figure 6.4. In this example, a ramp input signal is sampled at four
distinct times, t
1
through t
4
, on the falling edges of write signals w < 1 > through w < 4 >
and stored in four consecutive analog memory cells. The time t
0
2
is the nominal sample
time and t
2
is the actual sample time when the second sample is stored. A deviation
t
2
= t
2
  t
0
2
results in an amplitude error
V
o2
=
dV
in
dt
t
2
; (6.12)
where dV
in
=dt is the slope of the input voltage signal. Typical values for deviations t
i
in one delay chain of 32 cells are shown in Figure 5.4.
It should be noted that the time deviations t
i
are stable and independent of the
input signal level. The sample time t
i
associated with a given memory cell location i is
simply adjusted by a correction factor t
i
that is obtained from a single ac input waveform
during calibration. These correction factors can be determined from a ramp or sine wave
input signal and are applicable to all input signal shapes and frequencies.
The high frequency input signals generate timing errors, as was investigated in Chap-
ter 2. Complex ac calibration and dc correction procedures may be required if the memory
does not satisfy the performance objectives.
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6.4 Method to Calibrate Signals from Cherenkov
Telescopes
The signals provided by Cherenkov telescopes are short pulses and is necessary mixed
calibration (dc and ac calibration). The correction steps for cell i are the following:
 A dc calibration using multiplication and addition method or piece-wise linear ap-
proximation method should be performed.
 After dc calibration, a ramp wave input signal is applied, as illustrated in Fig-
ure 6.5(a). The slope dV
sig
=dt, the nominal sample time t
0
i
, and the amplitude error
V
oi
can be easily determined. It is known that
t
i
= t
i
  t
0
i
(6.13)
and
V
oi
=
dV
sig
dt
t
i
: (6.14)
Therefore the actual sample time t
i
can be calculated from (6.13) and (6.14)
t
i
= t
0
i
+
V
oi
dV
sig
dt
: (6.15)
 At the input of the analog memory is applied a Cherenkov pulse. The signal must
be reconstructed on t
i
, as illustrated in Figure 6.5(b).
6.5 Summary
The challenge in analog memory design is to produce an uniform and linear response in
a large number of memory cells. Principal issues are cell-to-cell oset and gain variations
within a memory channel, which are governed by the circuit architecture and its sensitivity
to the matching properties of its constituent components.
The performance of an analog memory and the desired accuracy determine the com-
plexity of the inverse function of H
i
, and therefore the number of calibration voltage levels
to be applied during calibration. The cancellation of memory cell oset voltages requires
a subtraction procedure with one calibration constant for each cell. The multiplication
and addition method corrects both cell-to-cell gain and oset voltage errors and requires
two reference voltages while the nonlinearities are corrected by piece-wise linear approx-
imation method. Complex ac calibration and data correction procedures are required to
calibrate signals from Cherenkov telescopes.
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Chapter 7
Simulation and Experimental Results
7.1 Overview
In this chapter the simulation and experimental results for two devices are presented.
Section 7.2 describes the layouts of the chips together with some design optimisations.
The results after ideal and parasitic simulations with a common simulation setup are
reported in Section 7.3. The noise performance of the analog memories is limited by the
noise in ampliers, as will be shown in Section 7.4. The test setups used to measure the
performance of the experimental circuits are described in Appendix C and Appendix D,
and the results from these measurements are reported in Section 7.5. The output responses
of the two versions to dc inputs are dierent. A signicant improvement in dc response
has been reached for FASTSAMP-V1 device compared with FASTSAMP-EV device.
7.2 Chips Layout
Two chips FASTSAMP-EV and FASTSAMP-V1 were designed [47, 48] at the Hei-
delberg ASIC laboratory in the Austria Microsystems (AMS) 0.8 m CMOS technol-
ogy [41] with poly-to-poly capacitors. The prototypes were produced by Nordic VLSI
ASA company in Norway. The rst chip designed was FASTSAMP-EV followed by
FASTSAMP-V1. Figure 7.1 and Figure 7.2 show the layout views of the FASTSAMP-
EV and FASTSAMP-V1, respectively. The layouts measure 3.26 mm  3.37 mm and
3.26 mm  3.39 mm, respectively. The layouts of the chips are approximatively the
same with minor changes. The reason is that the write control circuit and the ana-
log memory core are identically for both chips while the read control circuit is dier-
ent. The circuits have been carefully laid out to minimise the parasitic capacitances
and coupling between the control and signal traces. The large input transistors are
seen on the left and the ampliers appear on the right of the analog memory chan-
nels. The feedback delay control circuits are located near to the operational ampli-
ers. The power supply is uniform distributed and separated into analog (Analog1vdda
through Analog4vdda) and digital (Digital1vdd through Digital4vdd). The correspond-
ing grounds are identied by Analog1gnd through Analog4gnd and Digital1gnd through
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Figure 7.1: Layout view (3.26 mm  3.37 mm) of the FASTSAMP-EV chip.
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Figure 7.2: Layout view (3.26 mm  3.39 mm) of the FASTSAMP-V1 chip.
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Figure 7.4: Response after simulations of one channel to a 2 V peak-to-peak,
3.906250 MHz sine wave sampled at 500 MHz. The pulse is plotted on the (a) read
and the (b) write time scale.
Digital4gnd, respectively. The delay chains, feedback delay control circuits, ampliers
are connected to the analog power supply while the switches and read control circuits to
the digital power supply. All analog and digital pads are protected electrostatically to
avoid discharge and destruction of the chips. Ringvdd and Ringgnd are the power supply
connections to all digital and analog pads around the chips.
The layout of each chip is divided on four blocks of 32 cells. Each block consists of
an inverter delay chain, an analog memory and a read control circuit. One block of 32
cells is connected to an analog power supply Analogkvdda and to a digital power supply
Digitalkvdd, where 1  k  4.
The schematic and layout of an analog memory cell are shown in Figure 7.3. As
was mentioned in Chapter 3, an analog memory cell consists of a write transistor M
wi
,
a read transistor M
ri
, and a sampling capacitor C
i
. The layout area occupied by one
analog memory cell is 37 m  66 m. Since the AMS 0.8 m CMOS process provides
two polysilicon layers (poly 1 and poly 2), the storage capacitor C
i
is implemented as
a poly-to-poly capacitance. The capacitance is surrounded by a guard ring connected
to the analog ground. Two metal layers (metal 1 and metal 2) were used for routing.
Connections to the input bus, read bus, analog ground and V
C
are done with metal 1
while for w < i > and r < i > with metal 2. The M
wi
and M
ri
transistors can be
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Figure 7.5: Response after simulations of one analog memory cell to a 2 V peak-to-peak,
3.906250 MHz sine wave sampled at 500 MHz after (a) ideal and (b) parasitic simulations.
The pulse is plotted on the read time scale.
recognised in the layout by the intersection of diusion and poly 1 layer representing
the gate area. Contacts connect diusion or polysilicon with the routing layer metal 1,
whereas metal 1 and metal 2 are connected by vias. This layout conguration of an analog
memory cell minimises the parasitic capacitance of the input bus.
7.3 Simulation Results
FASTSAMP-EV and FASTSAMP-V1 were simulated with SPICE [43]{[46]. Ideal and
parasitic simulations were performed and the simulation setup was identically for both
chips. The response after ideal simulations of one channel to a 2 V peak-to-peak (from
1.5 V up to 3.5 V) input sine waveform is shown in Figure 7.4(a) and illustrates the
operation of the circuit with V
C
and V
B
set to 2.5 V. The output signal levels of the 128
memory cells are alternated with the amplier reset level, V
B
, as illustrated in the timing
diagram in Figure 3.4(b). The readout time for each cell was set to 10 s and reset time
to 1 s. In Figure 7.4(b) the output pulse is plotted as a function of input time, and
the results agree with the input pulse. The input signal range of 2 V has been chosen
according with (3.14) and (3.15) to avoid the subthreshold leakage.
The parasitic simulations included all parasitic capacitances extracted from layouts.
The results after ideal and parasitic simulations for one memory cell are shown in Fig-
ure 7.5(a) and (b), respectively. It should be noted the eect of the parasitic capacitances
on the raising edge of the pulse represented in Figure 7.5(b).
Both ideal and parasitic simulations were performed without using load capacitances
at the outputs of the operational ampliers. As was discussed in Section 4.3, 10 pF load
capacitances must be considered for real applications.
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Figure 7.6: Circuit for analysis of analog memory noise during the (a) write and (b) read
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7.4 Analog Memory Noise
The output voltage of the analog memory circuit is contaminated by noise. The main
sources of noise are thermal and icker noise generated in the switches and in the oper-
ational ampliers, and noise coupled directly or capacitively through the power, ground,
clock lines, and through the substrate. The power supply lines must be bypassed to
ground suciently to attenuate potential noise sources. Noise injected from clock lines
into circuit nodes and into the substrate may contribute to the pedestal voltage of a
memory cell.
In order to investigate the noise performance of the analog memories, the simplied
circuits shown in Figure 7.6 are considered, which correspond to the write and read
conguration, respectively. C
op
is the parasitic capacitance at the inverting amplier
input and is dominated by the capacitance of the read bus to ground C
rdb
. The value of
C
rdb
has been extracted from the layout of the analog memory core and listed in Table A.2
of Appendix A. In the write phase when the write switch is turned o the thermal noise
voltage is given by kT=C
i
[31], where k = 1:38 10
 23
[J/K] is the Boltzmann's constant
and T is the absolute temperature. During the read phase the capacitor C
i
is switched
across the amplier, and the square of the total noise voltage for the analog memory is
given by
v
2
n
=
kT
C
i
+

C
i
+ C
op
C
i

2
v
2
op
(7.1)
where v
2
op
is the input referred noise from the amplier. In order to obtain the amplier
noise voltage, v
2
op
, the amplier noise power density S
op
(f) in (4.10) must be multiplied by
a noise transfer function and integrated over the unity-gain bandwidth f
u
(1.92 MHz) of
the amplier. Since the reset switch, M
reset
, across the amplier in Figure 7.6(b) is closed
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Figure 7.7: Picture taken from the oscilloscope representing three channels Ch1:
AnalogOutputCh1, Ch2: TriggerScope and Ch3: ComIn or ComInOut depending of
the chip version.
and opened before the memory cell is addressed for readout, the circuit forms a correlated
double sampling (CDS) system [32]. It is known that the noise transfer function of a CDS
system is given by
H(f) = 2sin
 
2fT
s
2
!
; (7.2)
where T
s
is the interval from the time when the reset switch is turned o until the time
when the analog memory cell is addressed for readout. The time interval T
s
was 9 s
during measurements. The noise contributed from the amplier in Figure 7.6(b) is given
by
v
2
op
=
Z
f
u
0
S
op
(f)H
2
(f)df: (7.3)
The total circuit noise in the system, expressed by (7.1), is theoretically
v
n
=
q
(8280 V
2
) + (7:6)
2
(3974 V
2
) = 488 V: (7.4)
It is therefore concluded that the total circuit noise is limited by the noise in the amplier.
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Device Name FASTSAMP-EV FASTSAMP-V1
Parameter Symbol Calculation Measurement Measurement
Cell gain A
i
0.979 0.982 0.972
Cell oset voltage V
offi
141 mV 147 mV 136 mV
Table 7.1: Calculation and measurement results for both devices.
7.5 Experimental Results
The experimental test setups used to evaluate the performance of the analog memory
circuits are described in detail in Appendix C and Appendix D. The dc and ac results
presented in this section are thus representative for the performance of both devices.
The dc power dissipations for FASTSAMP-EV and FASTSAMP-V1, when operated from
+5 V analog and +5 V digital supplies, were measured to be 50 mW and 35 mW, respec-
tively, and were dominated by dissipation of the output ampliers, delay chains and servo
feedback circuits.
In order to measure the dc or ac voltages stored in analog memory cells in one analog
memory channel a signal TriggerScope was created, as illustrated in Figure 7.7. De-
pending of the chip version, the signal ComIn or ComInOut was applied to the third
channel of the oscilloscope as a trigger signal. The waveforms were transfered via GPIB
[52] interface from the oscilloscope to a Hewlett Packard workstation. At each edge of
signal TriggerScope a dc or ac voltage stored in a memory cell is read out. This was
possible by programming in C and C++ programming languages [35, 36].
The dc and ac measurements for FASTSAMP-EV device were performed for 128 cells
in one channel. Unfortunately for FASTSAMP-V1 device was only possible to perform
measurements over 32 cells (instead of 128 cells), because the rest of the cells were not
working properly. After investigation of this problem it was assumed that its cause is
a technology failure. Due to limitation in time a new submission in fabrication was not
possible.
7.5.1 DC Transfer Characteristic
The input voltage range of 1.5 V (from 2 V up to 3.5 V) has been chosen for measurements
according with the nonlinearities of the output ampliers and with (3.14) and (3.15) to
avoid the subthreshold leakage. This input signal range was set for both devices.
The measured pedestal voltages uncorrected for the 32 cells of FASTSAMP-V1 device
are plotted in Figure 7.9 as a function of the input voltage. The cell-to-cell pedestal
variations result in a deviation from the average of 50 mV. This deviation is determined
by the control signal feedthrough on-chip and on printed circuit board (PCB) and by the
fabrication process used. The deviation for the 128 cells in one channel of FASTSAMP-EV
device was of 150 mV. This improvement of the deviation in FASTSAMP-V1 device was
determined through a carefully layout of the PCB. The cell-to-cell pedestal variations are
not accepted for the Cherenkov application and therefore dc and ac calibrations must be
performed. As dc calibration the multiplication and addition method with two calibration
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Figure 7.8: Cell pedestals after calibration as a function of input voltage for the 128
memory cells. Dc measurements for FASTSAMP-EV device.
voltages (V
cal1
= 2 V and V
cal2
= 3:5 V) was used to correct both cell-to-cell gain and
oset voltage errors for dc input signals.
In order to investigate whether the cell pedestals depend on the input signal, the
responses to various dc input levels were recorded, and the responses after dc calibration
using a multiplication and addition method are plotted in Figure 7.8 and Figure 7.10,
respectively, as a function of the input voltage. The rms cell response variation across the
full input range is 10 mV for both devices, demonstrating that the sampling switch charge
injection is independent of the dc input level and can be reduced by a simple calibration
procedure.
The cell gain and oset voltage variations for devices are plotted as a function of cell
number, as illustrated in Figure 7.11 and Figure 7.12, respectively. The average gains
were measured to be 0.982 and 0.972, with an rms gain variation of 0.01, as indicated
by Figure 7.11 and Figure 7.12. The average osets were measured to be 147 mV and
136 mV, respectively. The values calculated for gain A
i
and oset V
offi
from (3.12) and
(3.13) approximately agree with the measured values, as listed in Table 7.1.
The nonlinearity of each device was measured by applying 31 equally spaced input
voltages and plotting the output levels as a function of input levels. Figure 7.13 and
Figure 7.14 show the output of a typical cell and the deviations plotted as a function of
input voltage over a range of 1.5 V. The maximum deviation in each case is 20 mV, or 1.3 %
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Figure 7.9: Cell pedestals before calibration as a function of input voltage for the 32
memory cells. Dc measurements for FASTSAMP-V1 device.
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Figure 7.10: Cell pedestals after calibration as a function of input voltage for the 32
memory cells. Dc measurements for FASTSAMP-V1 device.
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Figure 7.11: Cell gain (upper) and cell oset voltage (lower) as a function of cell number
for FASTSAMP-EV device.
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Figure 7.12: Cell gain (upper) and cell oset voltage (lower) as a function of cell number
for FASTSAMP-V1 device.
7.5. Experimental Results 75
2 2.5 3 3.5
Input (V)
−0.01
0
0.01
0.02
0.03
D
ev
ia
tio
ns
 (V
)
2 2.5 3 3.5
2
2.5
3
3.5
O
ut
pu
t (V
)
Figure 7.13: Upper: Output plotted as a function of input voltage. Lower: Deviations
for the selected 1.5 V input signal range. Dc measurements for FASTSAMP-EV device.
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Figure 7.14: Upper: Output plotted as a function of input voltage. Lower: Deviations
for the selected 1.5 V input signal range. Dc measurements for FASTSAMP-V1 device.
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of the chosen input voltage range of 1.5 V.
7.5.2 Dynamic Range
The dynamic range of an analog memory circuit [26] is commonly dened as the maxi-
mum recordable signal divided by the baseline noise. The baseline noise of these analog
memories was determined by recording the response of the devices to repeated measure-
ments [33, 34] with a constant input voltage level and by calculating the mean square rms
voltage error
v
rms
=
v
u
u
t
M
X
i=1
(V
oi
  V
avg
)
2
p
M   1
; (7.5)
where V
oi
is the output voltage of cell i and V
avg
is the average of M measurements,
V
avg
=
1
M
M
X
i=1
V
oi
: (7.6)
An rms error voltage of 10 mV for each device was obtained from sets of 100 repeated
measurements. The dynamic range is therefore better than 150/1, or 8 bits, for a 1.5 V
input voltage range.
7.5.3 AC Response
Figure 7.15 shows the response of FASTSAMP-V1 device to a 1.5 V peak-to-peak gaussian
pulse sampled at 500 MHz. At 3 V amplitude of the input signal the width of the
gaussian pulse is 10 ns. On the reconstructed output signal can be seen ve samples
which corresponds to 10 ns, as illustrated in Figure 7.15(c). This proves that the sampling
frequency is stable in time. It should be noted that the response of the device to a gaussian
pulse is shown without using a calibration procedure.
The response of FASTSAMP-V1 device to a rectangle pulse with a 6 ns rise time is
shown in Figure 7.16. In Figure 7.16(c) the output pulse is plotted as a function of input
time, and the results agree with the input pulse, as monitored on an oscilloscope, with
respect to rise time, fall time and pulse width.
The ac performances of the devices were evaluated applying sine waves at the analog
inputs. The pedestal subtracted responses of 20 separate sets of measurements are shown
in Figure 7.17 and Figure 7.18, respectively. The deviations of the measured data from
the ideal sine waves are plotted and a rms error voltage of 10 mV was calculated for each
device. The errors can be attributed to a variety of sources, including errors in sampling
time, variations in the ac response of dierent cells, nonlinearities, and electronic noise.
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Figure 7.15: Response after measurements of 32 cells to a 1.5 V peak-to-peak (a) gaussian
pulse sampled at 500 MHz. The pulse is plotted on the (b) read and the (c) write time
scale. Ac measurements for FASTSAMP-V1 device.
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Figure 7.16: Response after measurements of 32 cells to a 1.5 V peak-to-peak (a) rectangle
pulse sampled at 500 MHz. The pulse is plotted on the (b) read and the (c) write time
scale. Ac measurements for FASTSAMP-V1 device.
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Figure 7.17: Results of 20 measurement sets from a 1.5 V peak-to-peak, 3.906250 MHz
sine wave sampled at 500 MHz. Residuals are plotted as a function of cell number for
FASTSAMP-EV device.
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Figure 7.18: Results of 20 measurement sets from a 1.5 V peak-to-peak, 15.625 MHz
sine wave sampled at 500 MHz. Residuals are plotted as a function of cell number for
FASTSAMP-V1 device.
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Device Name FASTSAMP-EV FASTSAMP-V1
Cell pedestal variations across
full input range of 1.5 V
uncorrected 150 mV 50 mV
corrected 10 mV 10 mV
Nonlinearity (for 1.5 V full scale) 1.3 % 1.3 %
Cell gain non-uniformity 1 % (mean gain: 0.982) 1 % (mean gain: 0.972)
Dynamic range 8 bits 8 bits
Acquisition time < 500 ps < 500 ps
RMS timing error
in one delay chain 160 ps 160 ps
Sampling frequency 500 MHz 500 MHz
Readout frequency 100 kHz 100 kHz
Power dissipation on
device 50 mW 35 mW
PCB 100 mW 555 mW
Table 7.2: Performances for both devices.
7.6 Summary
The implementation of two analog memory circuits have been described in this chapter.
Two chip versions were fabricated; a rst experimental chip FASTSAMP-EV followed by
FASTSAMP-V1 which is more approached to the camera electronics. Measurement results
at sampling rate of 500 MHz were presented. The dc and ac results of the performance
tests are summarised in Table 7.2.
It was shown that the baseline noise that was measured for the fabricated analog
memory circuits is limited by the noise in the amplier. Theoretically, the value of the
total noise calculated by (7.4) of 488 V should agree with the rms error voltage of 10 mV
from (7.5) after measurements. This dierence between the two noise values may be due
to perturbations caused by the power supply (e.g. ringing), ground, control signals, routed
on board traces to the chip packages.
Chapter 8
Conclusions and Suggestions
8.1 Conclusions
Many acquisition systems require the recording of analog waveforms at a high rate and
with high resolution. In applications such pulse echo phenomena (radar, ultrasonics),
pulse shape recording (high energy physics experiments), and laboratory instrumentation
(oscilloscopes, transient digitisers), the analog waveforms need only to be captured for a
limited period of time and a continuous digitisation is not required.
This research has concentrated on switched capacitor analog memories. The goal
of this research was to investigate analog memories for waveform sampling at several
hundred MHz. An eort was devoted to optimise the analog memory architecture and
circuit implementation for uniformity of memory cell responses within a channel. This
is especially important in Cherenkov application, where analog waveforms of hundreds of
channels are recorded. In this application it is also important to minimise the complexity
of dc and ac calibration, as well as the number of calibration constants needed to correct
the data.
After an examination of the characteristics of MOS switches and capacitors, this work
has analysed their performance in a number of sample and hold congurations wherein
the switch can be inserted in the signal or signal return paths. Expressions for the error
voltages from switch charge injection and clock feedthrough eect were derived for circuits
wherein the sampling capacitance is not large compared to the parasitic capacitances
associated with the sampling switch. It was analytically shown that the sampling switch
must be inserted in the signal return path to eliminate cell specic gain and sampling
time errors that are dependent on the input signal level.
Based on the results from the investigation of the sample and hold circuits, an analog
memory architecture was proposed. The transfer function of this memory was derived
and then veried by measurement results obtained from two devices. It was shown that
the memory cell pedestal voltages are independent of the input signal voltage and that the
cell specic voltages can be cancelled by a simple multiplication and addition procedure.
Each channel of the analog memory incorporates an on-chip operational amplier for
readout. The amplier provides sucient gain, bandwidth, and low power dissipation.
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The results from simulations and calculations show that the folded cascode amplier
circuit is well suited for use in this application.
At high sampling speeds, the variations in cell-to-cell sampling times due to the sensi-
tivity of on-chip delays to the fabrication process, the temperature, and the power supply
levels are considerable, and extensive dc and ac timing timing correction procedures are
required. In addition, a high speed sampling clock must be provided to the circuit. This
thesis proposed the use of inverter chains for write control, which avoid the need for a
high speed external clock. This write control circuit is insensitive to variations in the
fabrication process, temperature, and supply levels because servo feedback circuits are
used to adjust the sampling rate. Furthermore, the high speed write signals are conned
to a small area on the dies, and perturbations from external clocks that otherwise must
be distributed across the chips are avoided.
Two 4 channel  128 cell analog memories for use in Cherenkov application were
fabricated in a AMS 0.8 m CMOS technology with poly-to-poly capacitors, and operated
at sampling rate of 500 MHz. The cell-to-cell sampling time variation is 160 ps rms. The
acquisition time of the analog memories for a given accuracy is less than 500 ps. The
measured nonlinearity is 1.3 % for a 1.5 V input range, and the cell to cell gain matching
is 1 % rms. The uniformity of the individual memory cell responses across the whole input
voltage range is 10 mV rms after a simple multiplication and addition procedure. The
dynamic range of the circuits is 8 bits and the power dissipation for devices, when operated
from +5 V analog and +5 V digital supply levels, is 50 mW and 35 mW, respectively.
The proposed analog memories are an alternative for the camera electronics of the
Cherenkov telescope where continuous data acquisition is not required.
8.2 Suggestions for Future Work
A number of suggestions merits to be taken in consideration for further investigation.
 A new circuit board smaller than the previous boards would be necessary to be
implemented. This board must be carefully designed to minimise the perturbations
caused by routed on board traces , reections on cables, ringing of power supply, and
control signals. The experimental device should be bounded directly on board and
not by using a chip package and socket (68 pin CLCC). This conguration minimises
the parasitic and cross-coupling capacitances and may increase the dynamic range
and the readout speed.
 An analog calibration was used to correct data. The output voltages were measured
with high impedance FET probes and their values displayed on the digital oscillo-
scope. Errors can occur due to the probe and oscilloscope measurements. Therefore
a digital calibration would be suitable for the analog memories. The waveforms
applied at the analog inputs are stored in the analog memories and then digitised
by analog-to-digital converters. The digitised output voltage levels are transferred
into static digital memories. These digital memories can also store the calibration
constants.
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 It would be possible the integration of analog-to-digital converters on a single die.
This would enable an implementation of an on-chip digital correction circuit.
 The maximum sampling rate of the analog memories is limited by the delays of the
inverters in the write control circuit, as explained in Section 5.2. In AMS 0.8 m
CMOS technology the sampling rate can be increased to 1 GHz by modifying the
drawn dimensions of MOS transistors in the delay chains. In more advanced CMOS
submicron technologies it should be possible to attain sampling speeds of 2 GHz.
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Appendix A
Parameters
Parameter Symbol Value Units
NMOS Electrical electron mobility 
n
4:63 10
 2
m
2
/Vs
Parameters threshold voltage V
Tn
0.72 V
icker noise coecient K
fn
2:33 10
 26
 
icker noise exponent A
fn
1.451  
PMOS Electrical hole mobility 
p
1:67 10
 2
m
2
/Vs
Parameters threshold voltage V
Tp
-0.72 V
icker noise coecient K
fp
6:314 10
 29
 
icker noise exponent A
fp
1.279  
Capacitance oxide capacitance
per unit area C
ox
2:16 10
 3
F/m
2
Table A.1: AMS 0.8 m CMOS Process Parameters [40].
Parameter Symbol Value Units
Capacitances write transistor gate overlap capacitance C
wi
8.5 fF
read transistor gate overlap capacitance C
ri
2.5 fF
parasitic capacitance to ground at node x
i
C
pi
41 fF
capacitance between the inverting input and
the output of the amplier C
pp
10.6 fF
capacitance of the input bus to ground C
inb
4.6 pF
capacitance of the read bus to ground C
rdb
3.3 pF
drain capacitance of the input switch C
is
116 fF
Resistances write switch on resistance R
wi
180 

input switch on resistance R
is
7 

Table A.2: Analog Memory Core Parameters.
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Appendix B
Analysis of Charge Injection in MOS
Analog Switches
The error voltage induced by the turning o of a MOS switch is one of the fundamental
factors that limit the accuracy of the switched capacitor circuits. A MOS transistor
holds mobile charges in its channel when it is on. When the transistor turns o, some
portion of the mobile charges is transferred to the storage capacitor and causes an error
in the sampled voltage. The clock voltage feedthrough through the gate-drain overlap
capacitance also contributes to the error. The turn o of an MOS switch consists of two
distinct phases [22]{[25]. During the rst phase, the transistor is on and a conduction
channel extends from the source to the drain of the transistor. When the gate voltage
reaches the threshold voltage, the conduction channel disappears and the transistor enters
the second phase of turn o. During this phase, only the clock feedthrough through the
gate-drain overlap capacitance continues to increase the error voltage.
In Figure B.1 is shown a schematic of the NMOS switch placed in signal return path
together with parasitic capacitances associated and with sampling capacitance C
S
. C
o
is
the gate oxide capacitance excluding overlap capacitance, C
p
is the parasitic capacitance
to ground, and C
ov
is the gate overlap capacitance. The input voltage V
in
and the dc
reference voltage V
C
are supposed to be constant during this analysis.
The transistor is turned o by changing the gate voltage V
G
from the high voltage
level V
H
to the low level V
L
, as represented by the PR segment in Figure B.1. The gate
voltage is assumed to be a ramp function which begins to fall at time 0 from the high
value V
H
toward the low value V
L
at a falling slope U ,
V
G
= V
H
  Ut: (B.1)
As long as the transistor is in the ohmic region (V
H
 V
G
 V
C
+ V
T
), which corresponds
to the PQ segment in Figure B.1, the drain-to-source current can be described as
I
DS
= 

V
GS
  V
T
 
V
DS
2

V
DS
(B.2)
where V
DS
= V
D
  V
C
is the transistor drain-to-source voltage, V
GS
= V
G
  V
C
is the
transistor gate-to-source voltage, V
T
is the threshold voltage,  = 
n
C
ox
W=L, 
n
is the
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Figure B.1: Schematic of the NMOS switch placed in signal return path.
electron mobility in the channel, C
ox
is the oxide capacitance per unit area, and W and L
are the channel width and length of the transistor, respectively. For small drain-to-source
voltages (B.2) can be approximated by
I
DS
=  (V
GS
  V
T
)V
DS
: (B.3)
If (B.1) is inserted into (B.3),
I
DS
=  (V
HT
  Ut)V
DS
(B.4)
where V
HT
= V
H
  V
C
  V
T
.
From the Kirchho's Current Law applied at node A in Figure B.1,
C
eq
dV
DS
dt
=   (V
HT
  Ut)V
DS
 

C
ov
+
C
o
2

U (B.5)
where
C
eq
= C
p
+ C
ov
+
C
o
2
+ C
S
: (B.6)
The solution of the dierential equation [37, 38] with the boundary condition V
DS
(0) = 0
is
V
DS
(t) =  
C
ov
+
C
o
2
C
eq
s
UC
eq
2
exp
"
U
2C
eq

t 
V
HT
U

2
#


8
<
:
erf
0
@
v
u
u
t

2UC
eq
V
HT
1
A
  erf
2
4
v
u
u
t

2UC
eq
(V
HT
  Ut)
3
5
9
=
;
: (B.7)
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Figure B.2: Analysis of clock feedthrough eect for NMOS switch placed in signal return
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At t
Q
= V
HT
=U which corresponds to the Q point in Figure B.1, the threshold condition
is reached (V
G
= V
C
+ V
T
) and the rst phase ends. The error voltage at this time is
V
DS
(t
Q
) =  
C
ov
+
C
o
2
C
eq
s
UC
eq
2
erf
0
@
v
u
u
t

2UC
eq
V
HT
1
A
: (B.8)
It is well known that
erf(x) 
8
>
<
>
:
1 if x 1
2x
p

if x 1
(B.9)
therefore, (B.8) can be simplied for fast switching-o
V
2
HT
2C
eq
 U
V
p1
=  
C
ov
+
C
o
2
C
eq
(V
H
  V
C
  V
T
) (B.10)
where V
p1
is the pedestal voltage due to the charge injection. Assuming that  is a
coecient (0 <  < 1), C
o
= C
ox
WL where C
ox
is the oxide capacitance per unit area,
then (B.10) can be written as follows
V
p1
=  
C
ox
WL
2C
S
(V
H
  V
C
  V
T
): (B.11)
After the transistor turns o (V
G
 V
C
+ V
T
), only the gate overlap capacitance
contributes to the pedestal voltage. In order to calculate the pedestal voltage due to
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the clock feedthrough eect, two congurations were proposed in Figure B.2. The total
charge at node A in Figure B.2(a) is
Q
(a)
A
= C
p
(V
DS1
+ V
C
) + C
S
(V
DS1
+ V
C
  V
in
) + C
ov
(V
DS1
  V
T
) (B.12)
and in Figure B.2(b) is
Q
(b)
A
= C
p
(V
DS2
+ V
C
) + C
S
(V
DS2
+ V
C
  V
in
) + C
ov
(V
DS2
+ V
C
  V
L
): (B.13)
The charge conservation (Q
(a)
A
= Q
(b)
A
) and the voltage dierence (V
DS2
  V
DS1
) dened
as the pedestal voltage due to the clock feedthrough eect V
p2
yield
V
p2
=  
C
ov
C
ov
+ C
S
+ C
p
(V
C
  V
L
+ V
T
): (B.14)
The total pedestal voltage V
p
after turn o of the sampling switch is then
V
p
= V
p1
+ V
p2
: (B.15)
Appendix C
FASTSAMP-EV Chip Test Setup
The test setup used to evaluate the performance of the FASTSAMP-EV chip is described
in detail in this appendix. Figure C.1 illustrates the conguration of the instruments for
the performance tests, while the instruments are identied in Table C.1. The chip was
mounted on a printed circuit board (PCB) together with the supporting circuitry such as
commercial ampliers, resistors and capacitors. Only low speed digital input and output
ports are required to control the circuit and to read out the measured data. The board
can thus be operated without an elaborate high speed data acquisition system.
The test board was mounted in an aluminium box and the digital control signals
were transmitted on LEMO cables to minimise the noise pick-up. The acquisition of the
measured data was controlled by a Hewlett Packard workstation via GPIB [52] interface
connected to the digitising oscilloscope TDS 420A [53, 55], as indicated in Figure C.1. A
digital test equipment HP 82000 [56] was used to generate external signals necessary for
the chip. The analog input waveforms were generated by a waveform generator AWG 2041
[57] and the supply voltages, +5 V analog and digital, were provided by a triple linear
dc power supply IC-TRIPLE-100. The software used for control and data processing was
written in C and C++ programming languages [35, 36]. The graphical HP VEE [58] data
acquisition software was used to control the instruments and process the data.
The schematic for the PCB was entered on a workstation using CONCEPT [49, 50]
schematic design software, and the board was laid out using the ALLEGRO [51] layout
editor. A gerber le was then created, and the board was fabricated at ASIC laboratory
in Heidelberg. The board measures 12 cm  24 cm and consists of two layers.
Shown in Figure C.2 is the schematic of the board including the chip and the power
supply connections. The chip was mounted on board in a socket (68 pin CLCC). The
power for the analog and digital components is separated on PCB, as is the ground, to
minimise feedthrough from the digital signals to the analog circuits. Outside the PCB,
the analog ground and digital ground are connected together to ensure the functionality of
the circuit. The power supplies P
1
 P
3
together with lter capacitances C
11
 C
16
provide
+5 V analog, +5 V digital, and +2.5 V reference voltage. Each chip power supply pin
has its own ceramic decoupling capacitor as identied by C
1
  C
10
.
In Figure C.3 are shown the connections between the chip and other components
such as commercial ampliers, resistors and capacitors. All input digital signals around
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(D)
PCB
GPIB
Hewlett Packard workstation (A)
(B)
(C)
Figure C.1: Experimental setup for FASTSAMP-EV chip.
(A) Tektronix TDS 420A Digitising Oscilloscope
(B) Sony/Tektronix AWG 2041 Arbitrary Waveform Generator
(C) IC-TRIPLE-100 Linear Triple Power Supply
(D) Hewlett Packard HP 82000 Test Equipment
Table C.1: Test setup equipment list for FASTSAMP-EV chip.
the chip are connected by LEMO coaxial cables to the HP 82000 test equipment. The
LEMO cables are transmission lines and have a characteristic impedance of 50 
. To
avoid reections on cables, every transmission line is terminated in a 50 
 resistor on
PCB, as represented by the resistors R
1
  R
27
and R
36
  R
39
, respectively. The analog
signals applied at the inputs of the test board are ac coupled to the chip by the capacitors
C
17
  C
20
of 1 F value and the dc voltages generated by the power supplies P
4
  P
7
are
superimposed via 10 k
 resistors R
40
 R
43
. Since these dc voltages can be changed, they
can be used to generate the dc calibration voltage levels during the calibration phase. The
outputs are buered by the AD645 [59] operational ampliers U
33
 U
36
. The AD645 is a
low noise, high input impedance (FET) commercial amplier, an excellent choice for high
impedance applications where stability is of prime concern. C
21
 C
28
serve for decoupling
and are ceramic capacitors. In order to ensure a speed in the four servo feedback circuits
of the chip, four resistors R
28
 R
31
are connected to power supply and other four resistors
R
32
 R
35
to ground, respectively.
The operation of the circuit can be described into write and read phases. For testing
the chip , 50 write cycles and one read cycle were sucient. One sequence of 65000 vectors
including 50 write cycles and one read cycle was repeated at innite and each vector of
the sequence was set to 32 ns. Figure C.4 and Figure C.5 show the vector diagrams for
write and read phases.
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Figure C.2: Schematic of the Printed Circuit Board of FASTSAMP-EV chip. Power
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between the chip and other components.
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Appendix D
FASTSAMP-V1 Chip Test Setup
This appendix describes the test setup for FASTSAMP-V1 chip. The conguration of
the instruments is shown in Figure D.1 and the instruments are identied in Table D.1.
The steps for the acquisition data are explained in detail in Appendix C. To reduce the
ground noise in this conguration the digital test equipment HP 82000 has been replaced
by the data generator DG 2020A [60].
The printed circuit board (PCB) measures 14 cm  14 cm and was mounted in an
aluminium box. The board has two layers and was fabricated at ASIC laboratory in
Heidelberg. The test board was laid out using the same software as for the PCB of
FASTSAMP-EV chip.
The schematic of the board including the chip and the power supply connections is
shown in Figure D.2. The connections of the power supply are similar as for the previous
chip FASTSAMP-EV.
Figure D.3 shows the connections of the chip with a Generic Array Logic (GAL),
counters, commercial ampliers, resistors and capacitors. The digital input signals are
connected to the DG 2020A data generator by LEMO coaxial cables and are terminated
on PCB by 50 
 resistors. The congurations for the analog inputs as well as for the
analog outputs are the same as in the test board of FASTSAMP-EV chip. A clock signal
Clock of 15.625 MHz is connected to the counters U
2
  U
3
and to the GAL.
Two 4-bit binary counters 74AS163 [61] were used to provide the address signals a0
through a7 necessary for the GAL device. The counters are on 8-bit cascading congu-
ration and each of them has an internal look ahead circuitry for fast counting. The clear
function for both counters is synchronous. Setting up a high level at the load enables the
counters to be in the counting mode for all time. All unused inputs are connected to the
ground to improve noise immunity and reduce the current for the devices. Each power
supply pin of the counters is decoupled to ground by ceramic capacitors C
17
and C
18
.
A programmable device GAL is employed to produce the control signals necessary
for the chip. The GAL26CV12 [62], at 4.5 ns maximum delay time from clock input to
data output, combines a high performance CMOS process with Electrically Erasable (E
2
)
oating gate technology. This technology oers high speed erase times, providing the
ability to re-program or recongure the device quickly and eciently. The code for the
GAL was written using ABEL-HDL [63] design software and the device was programmed
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(D) PCB
GPIB
Hewlett Packard workstation (A)
(B)
(C)
Figure D.1: Experimental setup for FASTSAMP-V1 chip.
(A) Tektronix TDS 784A [54, 55] Digitising Oscilloscope
(B) Sony/Tektronix AWG 2041 Arbitrary Waveform Generator
(C) IC-TRIPLE-100 Linear Triple Power Supply
(D) Sony/Tektronix DG 2020A Data Generator
Table D.1: Test setup equipment list for FASTSAMP-V1 chip.
in registered mode by ISP SYNARIO [64] programming system. Unused inputs are con-
nected to ground to reduce the power consumption on device and to reduce the noise. A
ceramic capacitor C
19
serves for decoupling the power supply of the device.
To test the chip, one sequence of 65000 vectors which covers the write and read phases
was repeated at innite. One sequence consists of 50 write cycles and one read cycle. In
gure D.4 is shown the vector diagram for the write phase including also the signals which
are provided by GAL. One read cycle is represented in Figure D.5. For both phases each
vector of the sequence was set to 32 ns.
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Figure D.2: Schematic of the Printed Circuit Board of FASTSAMP-V1 chip. Power
supply connections.
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between the chip and other components.
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